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CHAPTER I 
INTRODUCTION 
Radio frequency (RF) technology (also called wireless technology) is the utilization 
of electromagnetic wave phenomena, in that part of the spectrum between 3 KHz to 300 
GHz. RF technology has become an integral part of human lives due to its application in 
modern telecommunication systems. In addition to widely used consumer applications 
such as cordless phones, cell phones, high-definition televisions, radio frequency 
identification (RFID), global positioning system (GPS) and wireless local area networks 
(WLAN), RF systems are also widely used in high performance, mission critical 
applications such as satellite communication system, medical system, space and weapons 
system, among others.  
Rapid downscaling of CMOS technology has resulted in significant improvements of 
RF performance of metal-oxide-semiconductor field effect transistors (MOSFETs). 
Nowadays, the standard CMOS technology has become a popular choice for 
implementing RF applications. This has led to the development of radio frequency 
system-on-a-chip (RF-SoC) that integrates RF system with baseband analog and digital 
circuits. The key for implementing an efficient RF-SoC is the high performance 
realization of on-chip active and passive devices. However, the downside of technology 
scaling is that the short channel effects (SCE) and substrate coupling effects can 
significantly degrade the performance of active and passive devices. Silicon-on-insulator 
(SOI) technology provides a better alternative for RF applications due to improvements 
in parasitic junction capacitance, leakage current, drain-induced barrier lowering (DIBL), 
fringing fields and substrate isolation than its bulk counterpart. The SOI MOSFETs can 
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achieve a comparable or even higher cut-off frequency (fT) and maximum oscillation 
frequency (fMAX) in nano-CMOS technologies when compared to compound 
semiconductors. For example, fT and fMAX exceeding 300 GHz has been demonstrated in 
45 nm and 32 nm SOI CMOS technologies [Lee07], [Le07], [Jag13]. 
The RF system operating in hostile environment (such as in space) are continuously 
exposed to radiation particles that can alter the circuit behavior. The SOI technology can 
show higher sensitivity to total dose effects than the bulk platform due to charge trapping 
in the buried oxide [Bar05]. The total dose response of MOSFETs fabricated in nano-
CMOS technologies is reported in [Van03], [Mad09], [Liu10], [Ar10], [Aro10], [Aro12]. 
In each case, the total dose exposure causes one or more of the following: increase in 
leakage current, shift in threshold voltage and change in slope of the current. Design 
tradeoff study between RF performance and total dose response of MOSFETs designed in 
a 45 nm SOI process is reported in [Aro10]. However, little work as been done in terms 
of total dose response of high-frequency RF circuits or systems in CMOS technology. 
Nano-scale CMOS device characteristics can be highly sensitive to variations in 
process (P), supply voltage (V) and operating temperature (T). This makes the design of 
RF circuits using nano-scale CMOS devices increasingly challenging to satisfy the 
performance specifications across all PVT corners. Traditionally, circuit issues due to 
PVT variability are addressed through compensation and/or self-tuning circuits in order 
to provide constant voltage, current or device transconductance. These techniques are 
based on characterization of devices to determine their sensitivity to PVT variations. 
Another parameter that needs to be considered in the design space for RF circuits 
used in aerospace and military applications is total ionizing dose (TID) irradiation. 
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Exposure to ionizing radiation can result in considerable degradation in device and circuit 
characteristics [Jag13], [Jaga13]. Even a relatively small amount of TID-induced 
degradation that may not be significant for typical digital CMOS applications can be 
quite important for analog RF applications, especially when compounded by PVT 
variations. Typically, high-speed RF circuits work under strict performance guidelines 
and are designed to operate across the PVT corners. A circuit can fail if the degradation 
due to TID causes its response to fall outside the acceptable PVT space [Jag13]. 
Accelerated radiation experiments are usually carried out to determine the radiation 
sensitivity of a circuit. Designers generally employ radiation hardened by design (RHBD) 
techniques to mitigate the radiation-induced damage. Detailed modeling and total dose 
experiments must be carried out to test the efficiency of these RHBD techniques. The 
radiation experiments usually involve considerable cost, time and effort. Hence, the more 
economical solution is to utilize circuit simulation and compact modeling techniques.  
TID simulations are not straightforward as it involves parametric degradation. 
Developing TID aware models is a challenging task, as it requires understanding the 
physical mechanisms in a device that may be complex in nano-CMOS technologies. 
Furthermore, the models should work for the whole range of TID levels, from pre-
radiation (pre-rad) to given TID level without losing its physical meaning. 
This dissertation applies circuit-level simulations and experimental testing to 
characterize the combined effects of process, temperature and TID on high-speed RF sub-
systems implemented in CMOS nano-scale technologies. The simulations and 
experiments are used to determine and understand the radiation response of two example 
RF circuits, namely a K-band VCO and LNA. The TID-induced degradation of RF 
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performance parameters of these both at transistor-level as well as at the circuit-level are 
quantified and its impact at the system-level are analyzed. A generic TID-aware compact 
modeling methodology is used to capture the ionizing radiation induced degradation in 
DC and RF transistor parameters based on experimental characterization of test structures 
fabricated in a 45 nm CMOS SOI technology. Circuit simulations using TID-aware 
compact models are used to provide RHBD solutions to reduce the TID sensitivity of 
these circuits. Additionally, design trade-offs between RF performance and radiation 
sensitivity are offered. 
 
Organization of Dissertation 
The research effort proposed in this area paper is organized as follows: 
1) Chapter I introduces the motivation for this work. 
2) Chapter II provides a background on RF transmitter and receiver 
3) Chapter III provides a detailed discussion on two specific RF sub-circuits, 
considered in this work, the VCO and the LNA. 
4) Chapter IV offers a background on radiation effects, specifically the TID.  
5) Chapter V presents the measured TID-induced DC and RF transistor parametric 
degradation in MOSFETs fabricated in an IBM 45 nm CMOS SOI Technology. 
6) Chapter VI focuses on the compact modeling techniques specific to TID effects, 
and discusses the modeling methodology used in this work. 
7) Chapter VII provides measured TID degradation in a 20.4 GHz quadrature LC-
VCO designed in an IBM 32 nm CMOS SOI technology. The combined effects of 
temperature and TID are shown to cause specification failures,  
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8) Chapter VIII analyzes the combined effects of process, temperature and TID on 
K-band VCO and LNA designed using TID-aware compact models in an IBM 45 
nm CMOS SOI technology. System-level impact due to the degradation of VCO 
and LNA performance are also analyzed. 
9) Chapter IX illustrates radiation-hardened-by-design alternatives for VCO and 
LNA to reduce its sensitivity to TID. 
10) Chapter X provides some concluding remarks on the presented research. 
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CHAPTER II 
 
CMOS RF TRANSMITTERS AND RECEIVERS 
 
Introduction 
The RF signals are electromagnetic waves that travel through the air at near the speed 
of light (c). The signals are transmitted at a certain data rate called the carrier frequency. 
The wavelength (λ) of signal is related to its carrier frequency (f) by the following 
equation.                                                         
                                                                       𝜆 =    !!                  (2.1) 
The RF system can transmit and/or receive RF signals that contain digital data in a 
modulated form. Modulation is the process of superimposing a low frequency signal onto 
a high frequency signal. The RF systems have become synonymous to wireless 
communication system with high-frequency signals. The range of RF frequencies extend 
from 3 KHz to 300 GHz. In the low frequency range, the RF systems are used as part of 
marine navigation and communication, RFID, AM long-wave broadcasting, geophysics 
etc. In the medium frequency range, the RF systems are used in AM medium-wave 
broadcasting, amateur radio, aviation communication etc. In the high frequency range, 
the RF systems are used in WLAN, GPS, direct broadcast TV, mobile communications 
etc. A full list of the frequency bands and its applications is given in table 2.1.  
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Table 2.1 RF bands and its application 
 
Band Name Frequency Applications 
Extremely low 
frequency (ELF) 30 - 300 Hz Submarine communication 
Very low 
frequency (VLF) 30 - 300 KHz 
Navigation, wireless heart rate monitors, 
geophysics 
Low frequency 
(LF) 30 - 300 KHz Navigation, AM long-wave broadcasting 
Medium frequency 
(MF) 0.3 - 3 MHz AM medium-wave broadcasting, amateur radio 
High frequency 
(HF) 3 – 30 MHz 
Shortwave broadcasts, citizens band radio, 
amateur radio 
Very high 
frequency (VHF) 30 – 300 MHz 
FM radio, VHF television broadcast, line-of-
sight ground-to-aircraft and aircraft-to-aircraft 
communications, aviation communication, 
mobile radio telephony, weather radio 
Ultra high 
frequency (UHF) 0.3 – 3 GHz 
Cellular telephones, GPS, radars, RFID, 
WLANs, microwave ovens, UHF television 
broadcasts, Bluetooth, Zigbee, military/satellite 
communication 
Super high 
frequency (SHF) 3 – 30 GHz 
Microwave devices/communications, WLANs, 
radars, satellite television broadcasting, RFID, 
geostationary satellites with fixed earth 
receivers, military/satellite communication 
Extremely high 
frequency (EHF) 30 – 300 GHz 
Military/satellite communication,  
Directed-energy weapon, millimeter wave 
scanner, non-geostationary satellites with 
mobile receivers, radio astronomy 
 
High frequency operation demands elimination of discrete components and the 
integration of RF systems with on-chip analog and digital processing circuits. Earlier, in 
1980s and early 1990s, the RF systems in integrated circuits utilized high-speed 
compound semiconductor technology or bipolar technology that had much better high-
frequency performance than CMOS. However, aggressive generational scaling of CMOS 
technology and enhancements in CMOS process techniques has enabled CMOS 
technology to match or even surpass the RF performance of compound semiconductor 
and bipolar technologies [Lar98], [Woe01], [Cha02], [Abi04], [Lee07]. This prompted 
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the integration of RF systems into CMOS (called RF CMOS). The primary advantage of 
RF CMOS is the direct integration with the digital and mixed signal CMOS baseband 
circuits. This integration led to concept of system-on-chip (SOC), which offers smaller 
size, high reliability, low cost and decreased power consumption. 
This work primarily focuses on identifying, modeling and providing RHBD solutions 
to the radiation sensitivities in a RF system. Two sub-circuit components, namely the 
voltage controlled oscillator (VCO) and the low noise amplifier (LNA) have been 
identified as a possible representation to demonstrate the characterization methodology. 
The VCO and LNA form an integral part of any RF system. For a basic understanding of 
the functionality and role of VCOs and LNAs in RF systems, this chapter provides a brief 
overview on RF transmitter and receiver architectures. 
Introduction To RF Transmitters And Receivers  
The RF systems are part of diverse wireless communication networks as shown in 
table 2.1. Each system has a specific carrier frequency, modulation format, channel 
spacing, etc, that differ from other systems. However, all of them contain a RF functional 
block to modulate and demodulate the transmitted and received RF signals. Each RF 
system has a passband around the carrier frequency. As the number of wireless 
applications increases, the carrier frequency needs to increase since the existing spectrum 
gets more crowded.  
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Fig. 2.1 shows the basic block diagram of a RF transmitter and receiver. The RF 
transmitter modulates high frequency RF carrier signal with the low frequency 
information signal. A sinusoidal carrier wave can be represented by the following 
equation. 
    ec =  A Cos(ωct +θ)     (2.2) 
 
The three characteristics of the carrier wave represented by equation 2.2 are 
• A: amplitude  
• ωc: frequency  
• θ: phase angle  
Any of these three characteristics can be varied in accordance with the 
modulating signal resulting in three types of modulation.  
 
Fig. 2.1. Block diagram of wireless transmitter and receiver. 
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• Amplitude modulation (AM) 
• Frequency modulation (FM)  
• Phase modulation (PM) 
The receiver’s antenna captures (receives) the electromagnetic waves consisting of 
many signals from many different applications. The desired information is only a very 
small part of this broad spectrum of received signal. The receiver’s RF block is generally 
characterized by its sensitivity and selectivity. Sensitivity is a measure of the minimum 
signal power needed at the receiver input while maintaining an adequate signal-to-noise 
ratio (SNR) at the receiver output. Selectivity refers to the receiver’s ability to tune 
(select) to a frequency or a band of frequencies of interest by filtering out other unwanted 
signals. Sensitivity depends on the type of antenna, receiver’s noise figure specifications, 
pre-amplifier gain and type of filter. Selectivity depends on the RF input filtering and 
intermediate-frequency (IF) filtering circuits. The specifications are much more relaxed 
at the RF transmitter end because it processes only the desired information and transmits 
it only at a particular RF frequency. 
RF Performance Specifications 
A typical RF receiver front-end shown in Fig. 2.2 usually consists of one or more of 
the following components: antenna to receive the modulated RF signal, low-noise 
amplifier (LNA) to amplify the signal, mixer for down-conversion, local oscillator (LO) 
to provide a reference frequency for down-conversion, filter to remove unwanted signals, 
demodulator and an analog to digital converter (ADC) to digitize the signal. The LNA is 
the first stage after the antenna and RF filter in the receiver chain. Noise is added to the 
signal by every component of the receiver chain. The key purpose of the LNA is to 
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amplify weak signals while adding as little noise as possible. It should be fairly linear to 
handle strong interferers (unwanted signals) without introducing intermodulation 
distortion. The mixer down-converts the amplified signal into an intermediate frequency 
(IF) based on the LO frequency. The IF filter performs channel selection by filtering out 
unwanted channels. If necessary, another stage of down-conversion and filtering is done 
before the signal is amplified and ready for analog-to-digital conversion.  
The performance of the receiver depends on the overall system design, receiver’s sub-
circuit components, and working environment [Cha00]. The tolerable level of noise and 
distortion in the signal varies with the application. Noise and distortion determines the 
lower limit on the output signal. The signal power needs to be larger than the noise power 
by an amount specified by the required minimum signal-to-noise ratio (SNR).  
RF Receiver Architectures 
There are numerous different types of receiver architectures and can be broadly 
classified into four types: Superheterodyne, Direct Conversion, Low-IF and all-digital 
[Lee04]. A brief description of these topologies is presented in this chapter. 
 
Fig. 2.2 Typical front-end components of RF receiver. 
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Superheterodyne receiver  
The most commonly used receiver architecture today is the superheterodyne 
architecture. E. H. Armstrong invented this topology in 1917. Even today, it is being 
widely used in various types of radio applications because of its superior performance (in 
sensitivity, selectivity and image rejection). Fig. 2.3 shows the simplified block diagram 
of the superheterodyne receiver.  
The received RF signal from the antenna is passed through the external RF filter that 
attenuates the out-of-band blocker signals. Then, the RF signal is amplified by the LNA. 
The amplified signal is then passed through an external image reject (IR) filter to further 
filter the out-of-band signal and noise, particularly the signal energy in the image band. 
The first LO is a variable frequency synthesizer that generates a channel-select RF 
frequency. The first mixer with the help of the LO down-converts the desired RF channel 
frequency to a fixed IF.  
Then the IF signal is passed through another external high-Q channel-select bandpass 
filter (IF filter) to attenuate the adjacent-channel energy and select the desired channel. 
The channel-selected IF signal is amplified by the IF amplifier. The second LO generates 
a fixed IF frequency and the second mixer down-converts the desired channel at IF to 
 
Fig. 2.3 Block diagram of Superheterodyne receiver 
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baseband. At baseband, the desired channel goes through the final analog signal 
processing which may include filtering, phase compensation, equalization and 
digitalization. 
The first LO generates a channel-select RF frequency that is required to synthesize 
channel frequencies with high resolution. Typically, the VCO is implemented with high-
Q external components, which provides excellent phase noise performance. Due to the 
presence of discrete high-Q filters, this receiver architecture displays a superior 
sensitivity and selectivity performance. The presence of RF and IR filters significantly 
reduce the undesirable image band signal energy that would possibly degrade the 
sensitivity. The high-Q channel-select bandpass filter further attenuates the adjacent 
channel energy and increases the selectivity performance by orders of magnitude.  
However, these discrete external components for LO and filters are bulky and 
expensive and inhibit the full on-chip integration of the receiver. Besides that, the power 
needed to drive off-chip components tend to result in relatively high power consumption 
[Abi95]. Recent examples of superheterodyne designs can be found in [Mar95], [Ste95], 
[Sat96], [Pru05], [Mir11], [Yu 12]. 
Direct Conversion Receiver (Also Called Homodyne Or Zero-IF Receivers) 
The main obstacle for high-level integration of superheterodyne receivers is the 
necessity for high-Q external bandpass filters, as described in the previous section. This 
necessitates the design of receiver architectures with less or no external filters. In a direct 
conversion receiver, the RF signal is down-converted directly to baseband without the 
use of any IFs. Fig. 2.4 shows a block diagram of a direct conversion receiver. The 
received RF signal is first filtered by the RF filter (a low pass filter) that attenuates the 
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out-of-band blocker signals. The filter can be implemented on-chip (using active or 
passive elements), thus eliminating the need for external filters and allowing for a high-
level of integration. The receiver can be designed for multiple frequency bands by using 
programmable filters [Li 02].  
The signal is then amplified by using a LNA. The LO is a variable frequency 
synthesizer whose output is centered at the desired channel frequency. Together, the 
mixer and LO down-converts the RF signal directly to baseband with the desired channel 
located at DC. Due to the direct conversion of RF signal, no image band is present 
thereby eliminating the IR filter (from superheterodyne receiver). In addition, no external 
IF filter is required since there is no IF frequency. At baseband, the signal is then 
amplified, filtered and digitized by an ADC for further processing.  
There are a lot of drawbacks for the direct conversion receiver architecture. The most 
severe one is the DC-offset problem. The baseband signals are down-converted to DC. 
There is a DC offset introduced in the mixer by the parasitic coupling of the LO signal 
causing the LO signal to be mixed with itself or due to the mismatch between I and Q 
(quadrature) signals. This effect is called “LO leakage” [Raz96]. The “LO leakage” 
causes corruption of the baseband signal at DC. The DC offset can removed by adding a 
 
Fig. 2.4 Block diagram of direct conversion receiver 
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DC-offset cancellation circuit [Yam08], [Cho09].  Another disadvantage is the issue with 
1/f noise. Since the 1/f noise essentially occurs at low frequencies, the baseband signal (at 
DC) suffers from the 1/f noise. Design techniques to solve the 1/f noise issue have been 
proposed in [Fur07], [Abd09], [Hsi12]. 
Low-IF Receiver 
To avoid the issues of the direct conversion receiver (DC offset and 1/f noise), the 
down-converted signal needs to be away from DC. Fig. 2.5. shows the block diagram of 
Low-IF receiver topology. The RF section is identical to the direct conversion receiver 
wherein the only discrete filter is the RF filter. The LO frequency is intentionally selected 
to be slightly away from the desired channel frequency so that the down-converted signal 
will be centered at a frequency that is equal to the difference between the frequencies of 
the LO and the desired channel. An integrated bandpass filter to select the desired 
channel is designed at this frequency. This architecture eliminates the DC offset and 1/f 
noise issues (of direct conversion receiver) by down-converting the desired signal to a 
non-DC frequency.  
The down-converted desired channel is above DC, but low enough to eliminate the 
use of baseband bandpass filter. However, this causes the addition of image energy close 
to the carrier energy. The front-end RF filter cannot filter the nearby image energy (close 
to IF frequency). Techniques to reject the active image signal are required for this 
architecture [Wea56], [Syu10], [Bar12]. Another issue of this architecture is down-
conversion of the specified blocker energy to a frequency closer to the desired channel. 
This increases the complexity of designing the channel-select filter. Also, the power 
dissipation required for a wide bandwidth may prohibit a full integration. Hence, because 
 16 
of these issues, the low-IF architecture is suitable for communication systems with small 
nearby image and blocker energy and for narrow channel bandwidth. The design and 
application of low-IF receiver can be found in [Rud97], [Lev03], [Bar12], [Raz01]. 
Digital Receiver 
Signal processing can be made much more efficient in digital domain and increased 
flexibility can be achieved by doing most of the filtering there as well. This together with 
the recent development of high performance ADCs makes the idea of moving the ADC 
closer to the antenna very appealing. The most extreme solution is to place the ADC 
immediately after the antenna and perform both downconversion and demodulation in 
digital domain. As a result, the non-idealities of the analog signal processing are 
eliminated and the implementation of high selectivity and high dynamic range is easily 
done in digital domain [Lee04]. By having the whole signal bandwidth in digital form, 
multiple channels could be demodulated simultaneously using parallel digital blocks.  
This type of receivers could be successfully used for wireless communication systems 
employing different standards and utilizing receiver flexibility [Mal01]. This reasoning is 
often used for software-defined radio (SDR), where the idea is to have a single radio that 
 
Fig. 2.5 Block diagram of low-IF receiver 
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can receive and transmit multiple frequency bands and handle different standards by 
reconfiguring the software. Note that this does not say anything about what the receiver 
front-end should look like. However, the traditional view is to place the ADC directly 
after the antenna or possibly after an LNA. 
The direct A/D-conversion receiver shown in Fig. 2.6, where the ADC is placed after 
the LNA represents the traditional view of SDR. The reason for having the ADC after the 
LNA is that the ADCs usually do not have the required resolution to pick up sub-
microvolt, nano-watt radio signals. The main bottleneck in SDR is the ADC since it 
requires very high dynamic range at sampling frequencies comparable to the RF. So far, 
such ADCs have shown to have very high power consumption, which makes this whole 
receiver architecture unpractical. One solution to this issue is to use digital-IF 
architecture [Lee04].  
 
  
Fig. 2.6 Direct A/D conversion receiver. 
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RF Transmitter Architecture 
The fundamental role of a transmitter is to convert a baseband signal to a high power 
RF signal. Fig. 2.7 shows the block diagram of a RF transmitter block. The input to the 
transmitter is a baseband signal containing the desired information. This signal is 
modulated by the carrier signal and then usually filtered before up-conversion to RF. The 
RF signal is then amplified by a power amplifier (PA) and again filtered before passing to 
the antenna. The sequence and structure of these blocks are dependent on the overall 
transmitter architecture.  
Direct Conversion Transmitter 
The direct-conversion architecture, shown in Fig. 2.8, is advantageous because of the 
simplicity of the signal path. The digital baseband I and Q (quadrature) signals are 
converted to analog signals with two DACs and then filtered to attenuate the aliasing 
from the DAC. The filtered analog signal is up-converted directly to the carrier frequency 
by mixer, and then amplified by PA. External RF filters generally are required before and 
after the PA to eliminate noise and spurious emission in unwanted frequency bands. This 
limits the chip-level integration of direct-conversion transmitters. 
 
 
 
Fig 2.7 Block diagram of RF transmitter 
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The direct-conversion transmitter’s performance is usually limited by two factors. 
First, this architecture requires the generation of quadrature LO signals. Quadrature 
generation at higher frequencies (i.e. at RF) is less accurate than quadrature generation at 
lower frequencies. This causes the reduction in modulation accuracy of the transmitter. 
Another limitation involves nonlinearity of the PA. Mixing of the baseband signals with 
the LO signals causes the creation of LO frequency harmonics. These harmonics create 
copies of the baseband signal causing intermodulation in the PA that reduce the 
modulation accuracy and increase the noise level of the signal.  Hence, the harmonic 
frequencies need to be filtered before reaching the PA. However, the need for this 
filtering before the PA often requires discrete filter components inhibiting the integration 
of the transmitter. The solution to the suppression of harmonic frequencies is suggested in 
[Kim08], [He09]. 
Since the carrier frequency is equal to the LO frequency, the modulated high-power 
PA output signal will radiate and affect the spectral purity of the nearby VCO output, 
which impacts transmitter performance. This phenomenon is generally known as “VCO 
pulling” or “injection locking”. One solution to reduce VCO-pulling problem is to use 
 
Fig. 2.8 Direct conversion transmitter 
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multiple VCOs with each frequency different from the carrier frequency [Neg94], 
[Ste95].  
Heterodyne Transmitter 
The heterodyne transmitter architecture shown in Fig. 2.9 is a widely used topology 
that performs up-conversion in two stages. It uses a quadrature modulator (mixer) to 
translate the frequency of baseband signal to IF. An IF filter is necessary to suppress 
harmonics created in the mixing process. The IF signal is then up-converted to RF. A RF 
filter is required to attenuate the image created by the RF mixer. Finally, the RF signal is 
amplified by the PA and typically filtered again to meet the spectral noise requirements. 
The heterodyne architecture has a number of benefits over the direct-conversion 
approach. This architecture avoids the LO pulling problem since the up-conversion is 
performed in two stages and therefore neither LO is operating at the transmitted 
frequency. The modulation accuracy of the quadrature modulator is also improved 
because the lower frequency LO allows for more accurate quadrature generation.  
 
 
 
Fig. 2.9 Heterodyne transmitter 
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Conclusion 
This chapter provides preliminary background information on the RF systems. The 
different types of transmitter and receiver architectures with pros and cons of each 
topology are presented. Next chapter provides a detailed background about the two RF 
sub-systems considered in this work, namely the LNA and VCO. 
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CHAPTER III 
LOW NOISE AMPLIFIERS AND VOLTAGE CONTROLLED OSCILLATORS 
 
Introduction 
From the discussion of the RF systems in the previous chapter, a RF transceiver 
consists of five basic building blocks or sub-circuit components. They are (1) antenna (2) 
LNA (3) mixer (4) LO and (5) filter. Integration of RF system with other CMOS analog 
and digital-processing units warrants the on-chip realization of these blocks using active 
and passive CMOS elements.  
The LNA and VCO are selected as representative RF circuits to demonstrate the 
radiation characterization methodology developed in the work. This chapter provides 
basic concepts and design considerations associated with single-ended CMOS LNAs and 
CMOS VCOs. A brief introduction to S-parameters that are useful to analyze the 
performance of RF circuits is first presented. 
Basics of Scattering Parameters (S-parameters) 
S-parameters are used to describe the performance of two-port networks in terms of 
electromagnetic waves at its input and output terminals. S-parameters are especially 
useful in situation where the physical dimensions of a circuit become comparable to the 
wavelength of signals. This is typically the case at microwave and millimeter-wave 
frequencies where signals exhibit wave-like phenomena and the circuit elements can no 
longer be considered using lumped model (distributed models needs to be used).  
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When a voltage wave from a source is incident on a network, part of the wave is 
transmitted through the network, and a part is reflected back toward the source. This is 
also applicable at the output of the network. The S-parameters of a two-port network are 
defined in terms of reflected voltage waves b1 and b2 (dependent variables) and incident 
voltage waves a1 and a2 (independent variables) shown in Fig. 3.1. The incident and 
reflected waves are related by the following equation in matrix form. 
                                                                   b1
b2
   =   S11 S12S21 S22      a1a2                                                (3.1) 
The S-parameters can be expressed in terms of a1, a2, b1 and b2 by equation 3.2                                     S11 =   b1a1      a2 = 0;                                               S12 =   b1a2      a1 = 0; 
                                  S21   =   b2a1      a2 = 0;                                               S22 =   b2a2      a1 = 0;                                     (3.2) 
Here a2 (a1) can be forced to be 0 by placing a perfect termination, i.e. load (source) 
matched to characteristic impedance. The S-parameters are defined as 
S11: forward reflection coefficient 
S21: forward transmission coefficient 
 
 
Fig. 3.1 representation of 2-port network  
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S12: reverse transmission coefficient 
S22: reverse reflection coefficient 
Low Noise Amplifiers 
A RF system is comprised of series of cascaded devices with each stage adding 
additional noise that is potentially amplified along the chain. Hence, noise and gain 
performance of the first stage i.e. the LNA, play a chief role in the overall sensitivity of 
the system, making its optimization and implementation of paramount importance. The 
noise of cascaded systems depends on the noise contribution and the gain of each stage. 
This is illustrated in Friis’ formula [Lud00]                                                                     Ftotal  =  F1+   F2  –  1G1 +   F3  –  1G1G2 +   F4  –  1G1G2G3+  …                                          (3.3)    
The overall noise factor (Ftotal) of a system is the sum of the contribution from all 
stages. The contribution from each stage, is equal to the noise factor of ‘i’th stage (Fi) 
divided by the overall gain from the input stage to the ‘i’th stage (ΠGi). From equation 
(3.3), it can be seen that a RF system consisting of a first stage with high gain and low 
noise factor (large G1 and a low F1), the noise of subsequent stages becomes less 
important. Therefore, the system noise figure is often dominated by the noise from the 
first stage(s) in the chain. Hence, most of the design effort is generally concentrated on 
the first stage (LNA) to achieve a good overall noise figure. 
LNA specifications 
Input match, output match, gain, noise, power consumption and linearity are the most 
important performance specifications of a LNA. 
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Input/output impedance matching 
RF and microwave designers often refer to a source and load as being “power 
matched.” By “power match,” they actually mean that for a given source impedance, the 
load impedance is such that the maximum available power at the input (or the source) is 
being transferred to the load. Consider the circuit shown in Fig. 3.2. The power delivered 
to the load is entirely due to RL. 
Maximum power transfer theorem suggests that the power to the load is maximized 
when the load impedance is the complex conjugate of the source impedance.                                                                                     R!   =   R!  and  X!   = −X!             (3.4) 
Generally, an antenna or a band-selection filter drives the LNA. The output of the 
LNA is connected to a filter or a mixer. Hence, the input impedance of the LNA needs to 
be matched to impedance of antenna (usually 50 Ω) or the output impedance of the filter. 
The output impedance of the LNA needs to be matched to input impedance of the 
succeeding stage. 
 
 
Fig. 3.2 Maximum power transfer theorem 
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Gain of LNA 
The gain of LNA could be specified either as voltage gain or power gain. It is usually 
expressed in decibels (dB). The expression for the voltage gain (with input Vin and output 
Vout) in dB is given by the following equation.                                                                                                           ALNA = 20 log VoutVin                                                                         (3.5) 
There are three basic definitions of the power gain [Gon96] of a LNA. 
1) Transducer power gain (GT): The transducer power gain represents the power that 
is delivered to the load (load mismatch) given the power available from the source 
(source mismatch).                                                                                                                      GT = 10 log PLPAVS                                                                         (3.6) 
2) Power gain (GP): It is the power that is delivered to the load (load mismatch) from 
the input power to the LNA.                                                                                                                 GP = 10 log PLPIN                                                                               (3.7) 
3) Available power gain (GA): This represents the power available from the LNA to 
the load (matched load) given the power available from the source (source mismatch).                                                                                                             GA = 10 log PAVLPAVS                                                                             (3.8) 
From the above definitions, it can be seen that GT will always be less than or equal to 
both GP and GA. However, if the LNA is input matched (to source impedance) and output 
matched (to load impedance), then all the power gains are equal. 
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Noise performance 
The signal-to-noise ratio (SNR) of a system is the ratio of signal power to the noise 
power. It is used to compare the power level of a signal to the level of background noise.                                                                                                             SNR = PsignalPnoise                                                                                                     (3.9) 
The noise performance of a LNA is expressed in terms of noise factor (F). It is 
defined as the ratio of total output noise power to the output noise due to the input source. 
Equivalently, it can be defined as the ratio of the SNR at the input to the SNR at the 
output of the LNA.                                                                                                                   F = SNR  INSNR  OUT                                                                                               (3.10) 
Noise factor expressed in dB is referred as the noise figure (NF).                                                                                                                 NF = 10 log F                                                                                   (3.11) 
Linearity 
A LNA must not only have sufficient gain and low NF, it must be able to handle other 
undesired strong signals being received. If the wanted input signal is strong enough, it 
can be directly passed by the LNA to the subsequent stage and in this case the linearity of 
the LNA does not matter. Most often, it receives a weak signal in the presence of a strong 
interferer and this makes the linearity a major consideration in the design of a LNA. 
Nonlinearities will then result in intermodulation distortion, desensitization (blocking), 
and cross-modulation. Cross-modulation results when nonlinear interaction transfers the 
modulation of one signal to the carrier of another. 
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Fig. 3.3 Third order intercept (IP3) 
 
Fig. 3.4 1-dB compression point (P1dB) 
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There are many measures of linearity, but the most commonly used are the third-order 
intercept point (IP3) and 1-dB compression point (P1dB). IP3 shows at what power level 
the third-order intermodulation product is equal to the power of the first-order output as 
shown in Fig. 3.3. IIP3 and OIP3 are the input power and output power that corresponds 
to IP3. P1dB denotes the level at which the output power is 1 dB lower than the small-
signal gain due to nonlinearities as shown in Fig. 3.4. This is because the linear small-
signal assumption is not valid as the input power increases. Hence, above the P1db level, 
the power gain of the LNA decreases. IIP3 and P1dB are related by equation (3.12).                                                                                             IIP3(dB)=P1dB+9.6  dB                                                  (3.12) 
The P1dB usually sets the upper limit of the power of LNA while NF sets the lower 
limit. In super-heterodyne RF receivers, the third order products are the most problematic 
of the intermodulation products since they can fall within the wanted frequency band (in-
band) and interfere with the wanted signal. Second-order intermodulation is not so 
troublesome because the products can be filtered away [Hag96]. However, this is not true 
in direct-conversion (homodyne) receivers, where the second-order intermodulation is 
equally important. The use of differential LNA architectures removes much of the 
second-order intermodulation distortion. 
 
Stability 
From stability perspective, an LNA can either be unconditionally stable or potentially 
unstable. If it is unconditionally stable, the LNA will not oscillate regardless of the value 
of passive source impedance or load impedance. In a 2-port network, oscillation may 
occur when some load and source termination causes negative input or output 
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impedances. This may be due to internal feedback, external feedback or excessive gain at 
out-of-band frequencies [Lud00]. There are techniques to reduce the gain by filtering and 
resistive loading of the LNA to eliminate the instabilities [Tho10] [Sak12]. The stability 
factor, K called the Linvill stability factor for a system to be unconditionally stable is 
defined by 
                                              𝐾 =   1 −    𝑆!! ! −    𝑆!! ! + ∆𝑆!2 𝑆!" 𝑆!" ≥ 1                                                                   3.13𝑎  
                            ∆𝑆 =    𝑆!!𝑆!! −   𝑆!"𝑆!" ≤ 1                                                                               3.13𝑏  
 
Bandwidth and Center Frequency 
The LNA is part of the RF system operating at a particular frequency band. Hence, it 
is desired to design it with a center frequency and bandwidth. The bandwidth of LNA is 
defined as the difference between the lower and upper frequency at which the gain of the 
LNA becomes half of that at the center frequency (-3 dB). Depending on the bandwidth 
required the LNA is designed as a narrowband or wideband amplifier. The low frequency 
bound of wideband commercial applications is 3.1 GHz as approved by the Federal 
Communication Commission (FCC) [FCC02]. The wideband LNA generally consumes 
more power and impedance matching is harder when compared to narrowband LNA 
[Bar02]. Although, only narrowband LNAs are considered in this work, references for 
basic wideband implementation [And00], [Bal03], [Ism04], [Kim05] are included for 
interested readers. 
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LNA biasing circuit 
The LNA needs to be DC biased, based on the power consumption specification. 
From analog circuit design perspective, there are several types of biasing networks, 
although in the case of LNA, simplicity is often desired and sufficient [Lee04]. 
 
Narrowband CMOS LNA architecture 
The most common single-ended narrowband LNAs are illustrated in Fig. 3.5a. All of 
these topologies focus exclusively on minimizing the noise figure while maintaining 
power consumption levels low enough to be practical in most CMOS receiver 
applications. 
  
Common source MOSFET as LNA 
Fig. 3.5 shows the schematic and small signal equivalent circuit of a common source 
(CS) amplifier with load RD. The gain of amplifier is expressed as                                                                                                             AV = -­‐gm(rO||RD)                                                                            (3.14) 
where gm is the small-signal transconductance and rO is output resistance of MOSFET. 
 
 
VS 
RS 
RD 
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Fig. 3.5a schematic of common 
source amplifier 
Fig. 3.5b small signal 
equivalent of common source 
amplifier 
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Design optimization in LNA 
In a LNA design, there exist design trade offs between the performance metrics such 
as gain, NF, power, impedance matching, linearity and stability. Typically, the key design 
goal is to achieve simultaneous noise and input matching at a given power consumption 
[Goo02], [Fuj02].  There are four basic types of noise optimization techniques described 
in the literature. They are classical noise matching (CNM) [Hau60], simultaneous noise 
and input matching (SNIM) [Voi97], power-constrained noise optimization (PCNO) 
[Sha97], and power-constrained simultaneous noise and input matching (PCSNIM) 
[And01]. 
Classical noise optimization (CNM)  
From (CNM) technique, the minimum achievable noise figure (Fmin) of a transistor is 
calculated as [Hau60], [Lee04]                                                                                       Fmin = 1+ 25    ωωT γδ(1-­‐|c|2)                                                      (3.15) 
The optimum transistor size to obtain the minimum noise figure is expressed as 
[Lee04]                                                                                                                 Cgs  =   Goptαω ( δ5γ )(1-­‐|c|2)                                                         (3.16) 
where, 
ω: operating frequency in rad/s. 
ωT: cut-off or unity current gain frequency in rad/s. 
Gopt, α, γ, δ and c: noise parameters that depend on the bias.  
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The extraction and modeling of these parameters are given in [Che03], [Dee02]. 
Hence, for a given center frequency, the optimum device width (WCNM) from CNM 
technique of the CS MOSFET can be determined from equation 3.16. The shortcomings 
of this technique are that since the design is only optimized for noise, the transistor size 
can become unrealistically high (as high as tens of millimeters) resulting in unacceptable 
power consumption and area [Lee04]. 
 
Simultaneous noise and input matching (SNIM) 
SNIM utilizes feedback techniques in LNA to simultaneously optimize for noise and 
input impedance matching. Parallel feedback [Nic82], [Ni 84], [Taj84] and parallel-series 
feedback [Lee04], series feedback with source degeneration [Leh85], [Shi91], [Tsu95], 
[Tay98], [Stu98], [Lin98] are some of the feedback techniques from the literature. Fig. 
3.6 shows the schematic of these feedback techniques.  
  
 
Fig 3.6 SNIM feedback techniques. a) Parallel feedback, b) series-parallel feedback, 
c) inductive regenerative technique 
a) b) c) 
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Even though the SNIM technique offers input matching, there are several drawbacks. 
In the case of parallel-feedback technique, the additional resistor (RF) adds thermal noise 
and attenuates the signal ahead of the transistor. This results in increased (often 
unacceptable) noise figures of the LNA. The series-parallel feedback amplifier also 
generates additional thermal noise. The most efficient and widely used method is the 
feedback by inductive source degeneration (LS). In this case, the RS, CGS, LS forms a 
series RLC network and at some resonance frequency (=1/(2*π√LSCGS)) the input 
impedance exactly matches RS (50 Ω). The input impedance has the following form:                                                                                         Zin  =  sLS  + 1sCGS+  ωTLS   = RS                                                          (3.17) 
Since the input matching occurs only at one frequency, the inductor source 
regeneration method is applicable only for narrowband frequencies. 
Power-constrained noise optimization (PCNO) 
In the PCNO technique, the noise figure explicitly takes into account the power 
consumption. For a specified bound on power consumption, the method yields optimum 
device size that generates minimum noise. The optimum transistor width in expressed as 
[Lee04]                                                                                               Wopt  P ≈ 13ωLCOXRS                                                                                 (3.18) 
where L is the length of the transistor and COX is gate oxide capacitance. RS is typically 
50 Ω. Technology scaling causes the product of COX and L to be constant. This results in 
the optimum transistor width being ~250 µm-GHz for a 50 Ω source resistance. The 
power constrained noise figure (Fmin P) calculated for a device width of Wopt P is expressed 
as [Lee04]: 
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                                                                                              Fmin    P ≈ 1 + 2.4   𝛾𝛼 (ωωT)                                                                    (3.19) 
where γ and α are noise parameters as specified in equation 3.11. The Fmin P represents the 
tradeoff in noise figure i.e. degradation from the absolute minimum noise figure (Fmin) for 
an exchange in reduced power consumption. Table 3.1 shows the comparison between 
Fmin and Fmin P with γ = 2, δ = 4 and α = 0.85 [Lee04]. 
For operating frequencies at least 10X less than the cut-off frequencies, the Fmin P is 
utmost 1 dB more than Fmin. Hence, for sub-45nm CMOS SOI technologies with fT 
greater than 300 GHz [Lee07], this optimization technique yields excellent noise figure 
coupled with reduced power consumption. 
 
Table 3.1. Estimated Fmin and Fmin,P for γ = 2, δ = 4 and α = 0.85 [Lee04] 
 
ωT/ω Fmin (dB) Fmin P (db) 
20 0.5 1.1 
15 0.6 1.4 
10 0.9 1.9 
5 1.6 3.3 
 
The Cascoded-LNA 
The single stage MOS LNA has two major drawbacks. The gate to drain parasitic 
capacitance (Cgd) creates a coupling between the input and output resulting in a poor 
reverse isolation. This causes the design of input and output matching network to be 
extremely challenging and can potentially cause instability. Also, at higher frequencies, 
the output is fed back into the input via CGD causing instabilities. 
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An alternative topology that can be used to tackle these issues associated with Cgd is 
the cascode topology displayed in Fig 3.7 [Sha97]. The insertion of a common gate (CG) 
stage at the drain of the CS stage eliminates the direct path from output to input via the 
Cgd of a single transistor and enhances reverse isolation considerably. Also, the addition 
of the stacked transistor increases the gain of the network. Finally, the input and output 
matching networks can be designed independently, simplifying the design effort 
considerably. 
 The input impedance of the cascoded LNA in Fig 3.7 is given by                                                                   Zin  =  jω LG+LS +   1jωCgs+ gmLSCgs                                               (3.20) 
At resonance (at the center frequency, fO), LS + LG is designed to cancel out CGS. 
Hence at fO, Zin = ωTLS (since ωT=gm/Cgs) from equation 3.13. The value of LS is 
calculated so the input impedance of LNA (Zin) is matched to RS. LD is designed to 
   
Fig. 3.7. Cascoded LNA for better reverse isolation [Sha97] 
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resonate with CL (capacitance at the output node) at fO. Also, a matching network (using 
L and C elements) is needed to match the output impedance of the LNA to the load (CL 
and RL). 
But these benefits come with the cost of  (1) increased noise figure due to the 
additional active device (CG transistor) and (2) increased power consumption as it 
requires higher supply voltage (headroom for the additional stacked device). These issues 
can be tackled by using folded cascode structure [Kih08], [Ki 08], [Lee11]. 
LNA Figure of merit (FOM) 
The FOM of a LNA is calculated as a function of gain, noise, linearity, dissipated 
power and operating frequency. It is expressed as [Gra01], [Son08], [So 08]                                                 FOMLNA=G×IIP3Psupply × 1𝐹 − 1×  𝑓                                                          (3.21) 
Here, f is the frequency in GHz, F is the noise factor, G the transducer-gain of the 
LNA, IIP3 the input referred third order intercept point and Psupply is DC power. Note that 
gain and noise figure are taken as absolute values and not on a decibel scale. The first 
part of the equation describes the maximum output power per DC supply power without 
any strong non-linearity in the amplified signal (the most prominent non-linearity 
contribution is measured by IIP3). The second part defines the minimum signal correctly 
amplified by the LNA. The lower limit of input signal level is directly given by the noise 
factor of the amplifier (F-1). Both parts together depict the dynamic range figure of merit. 
To compensate for operating frequency dependence of different LNA-applications, the 
FOM is multiplied by the operating frequency. Consequently, the FOM indicates the 
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generalized linearity and noise characteristics of the LNA and it is desired to be as high 
as possible. 
The previous sections discussed the brief background on LNAs. The next section will 
review the background on VCOs. 
 
Voltage Controlled Oscillators (VCOs) 
The RF systems described in chapter II utilizes an oscillator (denoted as LO) to 
modulate (or demodulate) carrier signal at transmitter (or receiver). In order to span 
across the channels in a band, the LO needs to be tunable (to multiple frequencies). The 
VCO refers to oscillators whose output frequency can be tuned by applying voltage to the 
circuit. VCOs are usually classified into two types, namely the waveform oscillators and 
resonant oscillators. Ring oscillators and relaxation oscillators are examples of waveform 
oscillators. LC-tank oscillator is an example of resonant oscillators. 
Oscillators must have some sort of self-sustaining mechanism to guarantee that they 
continue to generate the periodic signals for indefinite period of time. The basic operation 
of all oscillators involves positive feedback thus allowing the signal to regenerate and 
   
Fig. 3.8 Oscillator circuit modeled as amplifier with gain A in a feedback loop.  
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sustain itself. A feedback circuit must satisfy Barkhausen stability criteria to sustain 
oscillations. Consider the feedback circuit shown in Fig. 3.8. If, A denotes the open loop 
gain of the oscilaltor and β(jω) denotes the feedback factor, then the loop gain is given by 
|βA|. The closed loop gain is given by                                                                             Av=  VoVi =   A1  -­‐  βA                                                                     (3.22)  
The Barkhausen criteria for oscillations states that,  
1) Loop gain equals unity i.e. |βA| = 1. In practice, the loop gain has to be larger 
than unity for the oscillator to start-up and oscillation amplitude to grow. The 
amplitude will eventually saturate due to device nonlinearities, reducing the 
loop gain to 1 and providing a signal with stable amplitude.   
2) Phase shift around the loop is 0 or integer multiple (n) of 2π i.e. L|βA| = 2πn.   
  
VCOs in RF application 
There are multiple types of VCOs each having its advantages and disadvantages. The 
ring oscillator based VCO (RO-VCO) and LC-tank based VCO (LC-VCO) are widely 
used architectures in RF CMOS systems. RO-VCO designs have the following benefits 
1) High-level CMOS integration 
2) Low power 
3) Low area 
4) Wide tuning range 
However, as the operating frequency increases, the phase noise and jitter degrades to 
undesirable levels.  
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The LC-VCO offers outstanding phase noise and jitter characteristics even at very 
high frequencies. LC-VCOs designed in CMOS technologies for frequencies greater than 
45 GHz with excellent phase noise characteristics have been reported in the literature 
[Lin09], [Ham10]. However, the tuning range, power consumption and chip area of LC 
oscillators are generally worse than the RO based architecture. 
Typically, RF systems have carrier frequencies in multi-GHz range. Recently, the 
carrier frequencies have entered the tens of gigahertz domain due to increase in number 
of RF applications [FCC02] and it has become important to have a good phase noise 
performance. It is getting harder to satisfy these conditions using RO-VCOs [Hse06], 
thus making LC-VCO an obvious choice for high frequency, low noise applications. Fig. 
3.9 compares the jitter, power and area of LC-VCO and RO-VCO in a 90nm bulk CMOS 
technology. The jitter performance of LC-VCO is much better than RO-based VCO for 
the entire frequency range. Moreover, as the frequency increases, the area penalty of LC-
tank based VCOs diminishes, thus making it suitable for high frequency applications.  
 
Fig. 3.9 Comparison of jitter, power and area of LC-tank VCO and RO-based VCO 
[Hse06] 
 41 
 This work considers only the LC-VCO architecture. A detailed background on 
LC-VCO with introduction to phase noise is presented in this chapter. 
 
Oscillator performance parameters 
As with other electronic circuits, the performance of the VCO and its applicability is 
evaluated through certain performance parameters. A brief description of the most 
important parameters are given below: 
1) Center frequency (or oscillation frequency, fO): It is the frequency at which the peak 
of oscillator’s output spectrum is located i.e. the frequency at which the output power 
has its maximum. For RF applications, fO is usually in GHz range. 
2) Frequency tuning range: It is the difference between the lowest and the highest 
output frequencies that an oscillator can generate. For RF applications, it is usually in 
MHz to GHz range depending on the bandwidth of the system. 
3) Tuning voltage or tuning current range: The tuning voltage (or current) range refers 
to the range of acceptable voltage or current that can be applied to the tuning 
circuitry. For example, the voltage range can be 0 to 1 V. 
4) Frequency tuning curve: It is the graphic representation of oscillator’s output 
frequency as a function of tuning voltage (or current). It is usually desirable for the 
tuning curve to be monotonic (strictly increasing or decreasing function). 
5) Power consumption: It denotes the total power dissipated in the oscillator from the 
power supply. It usually specified in mW.                                                                             PDC  =  VDD.IDD                                                                    (3.23) 
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6) Output power: This denotes the power delivered by the oscillator to the load and is 
specified in dBm.                                                                              Pout  =  V2DDRL                                                                     (3.24) 
7) Frequency purity and harmonic content: The output power spectrum of oscillator 
consists of peaks at the fundamental frequency and multiples of fundamental 
frequency (called harmonic frequency). Each peak contains side lobes (or sidebands) 
that make the peaks wider than discrete line. The lower the power level of harmonic 
frequencies, the purer the output spectrum. There are different ways to quantify the 
frequency purity of oscillators. In some cases, the power of the harmonics is 
compared to that of fundamental frequency. The power levels are specified in dBc 
(noise power with respect to the power at fO). Another measure of frequency purity is 
total harmonic distortion (THD) defined as 
                                                                            THD  =   !!!!!!!!⋯!!                                                                     (3.25) 
Fig. 3.10 a) Ideal oscillator output spectrum b) Oscillator output with noise 
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where A1 is the amplitude of fundamental frequency component and Ai is the 
amplitude of ith harmonic component. 
7) Phase Noise: The major characteristic of an RF oscillator is its frequency stability. 
An ideal oscillator would have a frequency spectrum that consists of a unit impulse 
centered at the fundamental frequency (Fig. 3.10). In the time domain, such an 
oscillator would have an output voltage of the following form:                                                                                             Vo(t)=  A  Sin(ωOt  +  θ)                                                                                (3.26) 
However, in practice, real oscillators are implemented with physical devices that 
are inherently noisy. This noise manifests itself in both the amplitude and phase of the 
oscillator output such that the output of a practical oscillator is:                                                                                             Vo(t)=  A(t)  Sin(ωOt  +  θ(t))                                                            (3.27) 
Since both A(t) and θ(t) are now function of time, the frequency spectrum of VO will 
contain noise sidebands near ωO as shown in Fig. 3.10.b. Most oscillators have an 
inherent nonlinear limiting mechanism that attenuates A(t) and hence analysis of phase 
noise is the more important. Phase noise is calculated by considering the noise power (in 
dBC) in a 1Hz bandwidth at an offset Δω from the carrier frequency (Fig. 3.10.b). The 
single-sided spectral noise density (in dBC/Hz) is defined by:         ζ{Δω}  =  10  log   𝑁𝑜𝑖𝑠𝑒  𝑝𝑜𝑤𝑒𝑟  (𝜔! + 𝛥𝜔)  𝑖𝑛  1  𝐻𝑧  𝑏𝑎𝑛𝑑𝑤𝑖𝑑𝑡ℎ𝑐𝑎𝑟𝑟𝑖𝑒𝑟  𝑝𝑜𝑤𝑒𝑟           (3.28) 
The phase noise of a typical oscillator versus offset frequency (Δω) is shown on a log 
frequency scale in Fig. 3.11. 
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The phase noise of oscillators has been studied widely in the literature [Lee66], 
[Raz96], [Dem00],  [Kon00], [Sam99], [Ali98]. A linear time invariant (LTI) model 
for phase noise is presented in [Lee66]. The model, called “Leeson’s equation” 
predicts the phase noise to be 
                      ζ{Δω}  =  10  log 2FkTPs 1+ ωO2QLΔω ! 1+ω1/f3Δω             (3.29) 
Here, F is the device excess noise factor that represents noise contributed by the 
active devices in the oscillator, k is Boltzman’s constant, T is the absolute 
temperature, PS is the average power dissipated in the resonator, QL is the loaded 
quality factor of the resonator, and ω1/f3 is the corner frequency between the 1/f3 and 
1/f2 regions, shown in Figure 3.11. This equation can correctly model all three regions 
of the typical phase noise characteristic shown in Figure 3.11 once F and ω1/f3 are 
accurately known. F and ω1/f3 are empirical parameters that are rarely known during 
the initial design of an oscillator [Ali99]. Accurate predictions of phase noise using 
Leeson’s equations have been limited to relatively high Q, discrete oscillator designs. 
    
Fig. 3.11 Notional representation of phase noise characteristics of an oscillator 
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A key assumption to the Leeson’s equation is that this model assumes that oscillators 
are linear, time-invariant (LTI) systems, which in practice is never the case [Ali98]. 
A more accurate time domain model has been proposed in [Ali98]. This model 
treats the oscillator as linear time variant (LTV) and it accounts for the upconversion 
of 1/f device noise into low offset phase noise region (1/f3, 1/f2 etc). Also, the LTV 
model accurately models the noise folding that translates noise at harmonics into the 
phase noise skirts of the fundamental frequency.  
8) Frequency pushing: this measures the dependence of the oscillator’s output 
frequency on the supply voltage and specified in MHz/V. 
                                                          Pushing  figure  =   ΔfVDDmax  -­‐  VDDmin                                                         (3.30)  
9) Frequency pulling: this measures the dependence of the oscillator’s output 
frequency on the load impedance at the output. 
                                                                  Pulling  figure  =   ΔfRLmax  -­‐  RLmin                                                                   (3.31)  
 
 
Fig. 3.12 a) Series LC circuit                                  b) Parallel LC circuit. 
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Basics of LC-VCOs 
The LC tank is realized by connecting an inductor (L) and a capacitor (C) connected 
in series or parallel as shown in Fig 3.12. It can store energy that oscillates between L and 
C at its resonant frequency (ωO). For both the circuits, ωO is given by                                                                                                                           ωO=   1LC                                                                                             (3.32)  
In the case of ideal L and C, once excited the oscillation can sustain forever. However 
in practice, the inductors, and capacitors, suffer from parasitic resistive components as 
shown in Figure 3.13.a. This causes energy dissipation in the circuit and the oscillations 
gradually dampen out. Hence, active devices are added to circuit to compensate for the 
losses as shown in Fig 3.13.b. 
The Quality factor (Q) of lossy LC tank is defined as ratio of energy stored in the 
circuit to energy dissipated in the resistor. It is also equal to the ratio of resonant 
frequency (ωO) to bandwidth (BW) of the circuit.                                                   Q  =  2π 𝐸𝑛𝑒𝑟𝑔𝑦  𝑠𝑡𝑜𝑟𝑒𝑑𝐸𝑛𝑒𝑟𝑔𝑦  𝑑𝑖𝑠𝑠𝑖𝑝𝑎𝑡𝑒𝑑  𝑝𝑒𝑟  𝑐𝑦𝑐𝑙𝑒 =    ωOBW                           (3.33)  
 
  a) 
Fig. 3.13 a) Parallel LC with parasitic resistance circuit. b) Active compensation 
 
 
 
   b) 
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LC-VCO topologies 
There are numerous LC-VCO topologies available that utilizes the CMOS cross-
coupled structure to provide the negative resistance to compensate for parasitic losses. In 
general, LC-VCO can be classified into NMOS-only LC-VCO, PMOS-only LC-VCO 
and NMOS PMOS LC-VCO, shown in Fig 3.14, Fig. 3.15 and Fig. 3.16 respectively. 
Each architecture has its pros and cons in terms of the performance parameters and is 
explained in this section. 
 NMOS-only LC-VCO is shown in Fig. 3.14a. It consists of two inductors, two 
capacitors and cross-coupled NMOS transistors. The inductors and capacitors form the 
resonant tank. The negative resistance for this topology is generated by the 
transconductance of the cross-coupled NMOS devices. The varactors (capacitance 
changes with tuning voltage) are used to implement the tank capacitance. The inductors 
isolate the varactors from the power supply and the cross-coupled NMOS pair isolates it 
from ground. Since the inductors are directly connected to the power supply, it makes the 
  
Fig. 3.14 a) NMOS LC-VCO b) NMOS LC-VCO with tail source 
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LC tank and in turn the VCO sensitive to supply noise. This decreases the power supply 
rejection ratio (PSRR) of the VCO. However, it is less sensitive to noise on the ground 
line as the NMOS pair provides good isolation. 
Fig. 3.14.b shows the NMOS-only LC-VCO with an additional NMOS based tail 
current source. The tail source limits the supply current and hence the total power 
consumption. Thus, the designers can control the negative resistance of the cross-coupled 
NMOS pair and in turn control the oscillation amplitude. However, the additional NMOS 
device adds noise to the system thereby degrading the phase noise performance [Lev02]. 
Hence, there exists a tradeoff between power consumption and phase noise. The area 
(width and length) of NMOS tail current can be increased to lower its noise contribution 
[Cor10]. Also, a capacitor can be added in parallel to the tail source to attenuate the high 
frequency noise component and voltage variations on the tail node that result in more 
symmetric waveforms and smaller harmonic distortion [Ast05] [Sol05]. On-chip 
  
Fig. 3.15 a) PMOS LC-VCO b) PMOS LC-VCO with PMOS current source 
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implementation of variants of NMOS-only LC-VCO can be found in [Mel11], [Jan10], 
[Soy96]. 
Figure 3.15.a shows PMOS-only LC VCO. The design is complementary to NMOS-
only LC-VCO in Fig 3.14.a. In order to match the transconductance between the two 
designs, the PMOS transistors are sized two-three times larger than NMOSFETs. Since 
the current density of a PMOS device is lower than a NMOS device [Ken02], [Bha02], 
this topology exhibits less flicker and thermal noise contribution that leads to better 
overall noise performance. 
Fig. 3.15.b shows the PMOS-only LC-VCO with the PMOS top current source to 
control the current from the supply. It is similar to the NMOS footer in that it offers the 
control of power and output voltage swing. Also, in this case PMOS device (not the 
inductor) is connected to the power supply leading to less sensitivity to the supply noise. 
But the ground noise could be a concern in this topology. A study on the effect of noise 
in VDD and ground lines on LC oscillators is done in [Kra05].   
Fig. 3.16 shows a complementary LC-VCO with tail current source. One of the 
advantages of this device is that the voltage swing is limited between the supply voltage 
since the PMOS and NMOS transistors are switched off at positive rail (VDD) and 
ground (0V) respectively. These natural limits are not present in the NMOS-only and 
PMOS-only topologies. This is important because higher voltage swing induces stress in 
the transistors that can lead to reliability issues. In addition, the output voltages of the 
complementary oscillator are already at logic level (i.e. DC level = VDD/2 with rail-to-
rail swings) and interfacing to standard CMOS logic is straightforward. The 
complementary structure has also been shown to be advantageous in minimizing the 
 50 
upconversion of 1/f noise into near-carrier phase noise [Haj99]. Due to these reasons, the 
complementary LC-VCO is most widely used topology in oscillator design. 
However, the complementary architecture suffers from the following limitations: 
1) The NMOS and PMOS transistors have parasitic capacitances associated with 
them (Cgs, Cgd etc). The net effect of these parasitic capacitances will be to increase the 
capacitance of the LC tank thereby decreasing the frequency. This must be accounted for 
when designing for a specific center frequency. 
2) A more important effect of these parasitic capacitances is that they decrease the 
oscillator tuning range in high-frequency designs. This is because these capacitances are 
fixed and they contribute significantly to the total tank capacitance, leaving only a small 
portion for frequency tuning. The oscillation frequency is given by  
 
Fig. 3.16 Complementary LC-VCO with NMOS current source
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                                                                            fO=   12𝜋 L(Cvaractor  +  Cparasitic)                                                                     (3.34)  
The tuning range of an oscillator is given by  
                                                                            Tuning  Range  =   fmax    -­‐    fminfO                                                                                   (3.35)  
Here, fmax denotes maximum frequency, fmin, the minimum frequency and fO, the 
center frequency. From equation 3.30 and 3.31, the expression for tuning range can be 
obtained in terms of the capacitance as 
                                                    Tuning  Range=   1Cparasitic+Cmin − 1Cparasitic+Cmax1Cparasitic+Cmin + 1Cparasitic+Cmax                                                       (3.36)  
It can be shown that for maximum tuning range, Cparasitic must be minimum. This is an 
important design tradeoff in complementary topology. Increasing the transistor size will 
increase the negative resistance yielding a large amplitude oscillation, but larger devices 
will have correspondingly higher parasitic capacitances. This tradeoff between device 
size and tuning range will dominate the design of the oscillator.  
 
VCO start-up conditions 
The active cross-coupled transistors provide the negative resistance to compensate for 
the parasitic losses in a practical LC-tank. This is condition is given by  𝑔!"#$%&   ≥   𝑔!"#$                                                             (3.37) 
The tank conductance (gtank) are obtained through 
 
 52 
𝑔!"#$ =   𝑔!"# + 𝑔!"# +   𝑔!",!"#2                               (3.38) 
where gind refers to the parasitic conductance of the inductor, gvar is the parasitic 
conductance of the varactor and gds,MOS refers to the output conductance of the active 
transistors. gds,MOS depends on the VCO topology and has contribution from cross-
coupled NMOSFETs, PMOSFETs and NMOSFETs and PMOSFETs in the case of 
NMOS-only, PMOS-only and complementary VCO topology. 
The active conductance (gactive) is given by 𝑔!"#$%& =   𝑔!,!                            𝑓𝑜𝑟  𝑁𝑀𝑂𝑆 − 𝑜𝑛𝑙𝑦                                 3.39𝑎  𝑔!"#$%& =   𝑔!,!                            𝑓𝑜𝑟  𝑃𝑀𝑂𝑆 − 𝑜𝑛𝑙𝑦                                 3.39𝑏          𝑔!"#$%& =   𝑔!,! +     𝑔!,!                      𝑓𝑜𝑟  𝑐𝑜𝑚𝑝𝑙𝑒𝑚𝑒𝑡𝑎𝑟𝑦                                 3.39𝑐  
In order for the oscillations to start-up, the loop gain of a linear feedback system 
must be greater than 1 (3.18). Also, due to the expected device parameter variations 
caused by CMOS fabrication process, a safety margin factor, α is utilized in (3.33) given 
in (3.36). 𝑔!"#$%&       =   𝛼  𝑔!"#$                                                     (3.40) 
Typically, α in the range of 2-3 is selected to assure start-up condition. 
 
Output voltage amplitude 
The VCO steady-state output amplitude is set by the non-linear limiting 
characteristics of the circuit that is topology dependent and is function of bias current. 
There are two different regimes of steady-state operation in a LC-VCO: current-limited 
and voltage-limited regimes [Ham01]. In the current-limited regime, the output voltage 
swing is primarily a function of the bias current. The VCO output voltage increases with 
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increasing the bias current until it saturates due to finite voltage headroom. Under this 
condition, the VCO is considered to be operating in the voltage-limited regime. Fig 3.17 
illustrates the two regimes of operation with the output swing plotted as a function of bias 
current.  
In the current-limited regime the output swing is well within the available voltage 
headroom. The oscillations result in the current through the left and right branches to 
commutate between 0 and IBIAS (bias current set by the current source). Ideally in the 
NMOS-only and PMOS-only topologies, this results in a square wave between 0 - IBIAS in 
each branch producing the voltage swing across each half of the LC tank. The 
fundamental harmonic (IBIAS ×2/π) is responsible for the voltage swing that is directly 
proportional to the tank resistance (RTANK). The higher harmonics of the current are 
filtered by the tank capacitor. 
In the complementary-VCO topology, the IBIAS flows in the tank such that it produces 
a ±IBIAS square-wave flowing differentially across the LC-tank. As a result, the 
fundamental harmonic is IBIAS .4/ π. The output voltage is proportional to RTANK. 
   
Fig. 3.17 The two operating regimes of a LC-VCO: current-limited regime at low 
bias current and voltage-limited regime at high bias current. 
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Therefore, the output swing of the complementary topology is twice the swing of NMOS-
only and PMOS-only topologies.  
𝑉!"#$%& =    2𝜋 𝐼!"#$.𝑅!"#$                               𝑓𝑜𝑟  𝑃𝑀𝑂𝑆  𝑎𝑛𝑑  𝑁𝑀𝑂𝑆 − 𝑜𝑛𝑙𝑦                         3.41𝑎  𝑉!"#$%& =    4𝜋 𝐼!"#$.𝑅!"#$                             𝑓𝑜𝑟  𝑐𝑜𝑚𝑝𝑙𝑒𝑚𝑒𝑛𝑡𝑎𝑟𝑦                                 3.42𝑏          
As the IBIAS is increased, the gate-source voltage of cross-coupled transistors 
increases (ideally by square root of IBIAS). Eventually, the transistors enter the triode 
region of operation and drain current saturates. The differential output voltage in the 
voltage-limited regime is given by 𝑉!"#$%& =   𝑉!"#   ∝    𝐼!"#  .𝑅!"#$                                                              3.43          
where IMAX depends on the VCO topology and voltage headroom. 
 
Figure of Merit of LC-VCO 
The FOM of LC-VCO is expressed as [Lee08],[Miy12], [Tsa03] 
                            VCOFOM=  ζ(foffset)  -­‐  20log fOfoffset   +  10log 𝑃!1𝑚𝑊                                     (3.44)  
here, fO is the oscillator output frequency, foffset is the offset frequency at which the phase 
noise ζ(foffset) is determined, PS is the power dissipated expressed in mW. The FOMVCO is 
expressed in the same units as the phase noise (dBc/Hz). It is desired to have FOMVCO to 
be as low as possible (more negative) for better oscillator performance. Note than this 
FOM of the VCO doesn’t account for other oscillator parameters such as chip area, 
tuning range, output power etc. 
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Conclusion 
This chapter provides the background information about two RF circuits, the low 
noise amplifier and the voltage-controlled oscillators. The critical performance 
parameters of both these circuits are discussed along with their respective figure of merit. 
The next chapter provides background on effects of TID that are of particular concern to 
radio frequency circuits operating in space environment. 
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CHAPTER IV 
INTRODUCTION TO TOTAL-IONIZING DOSE AND ITS EFFECTS ON DEVICES 
AND CIRCUITS 
 
Introduction 
We live in a universe bombarded with radiation. Since semiconductor technology 
began to be used in space and military environments, extensive study has been done to 
understand the effects of radiation on the semiconductor devices and circuits. In many of 
the commercial or military space systems, the ICs are required to be tolerant to high 
levels of ionizing or total-dose radiation. This type of radiation can result from space 
environment, nuclear reactor environment, nuclear weapon environment, controlled 
fusion environment and high-energy physics accelerators. Also, the ICs are exposed to 
ionizing radiation during their fabrication process. Independent of its source, the 
exposure to these ionizing particles results in considerable damage to the IC materials. 
This damage can lead to circuit performance degradation and even catastrophic circuit 
failure. A brief introduction on the most important radiation environment – the space 
environment and the interaction of ionizing radiation with the semiconductor devices and 
circuits are discussed in this chapter. 
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Space Environment 
The space radiation environment consists of variety of energetic particles with 
energies varying from keV to GeV and beyond. There are three main categories of these 
particles. 
Trapped particles: This consists of a broad spectrum of energetic particles that are 
trapped by the earth magnetic field called the Van Allen belts. These divide into two 
belts, an inner belt extending to 2.5 times earth radii and comprising of energetic protons 
up to 600 MeV together with electrons up to several MeV, and an outer belt comprising 
of mainly electrons extending to 10 times earth radii. 
Galactic cosmic rays: This consists of low fluxes of energetic charge particle that 
originate outside of our solar system. These cosmic rays comprises of 85% protons 
(hydrogen nuclei), 14% alpha particles (helium nuclei) and 1% heavy ions with energies 
    
 
Fig 4.1 Relative abundance of galactic cosmic rays [Xap06] 
 58 
extending up to 1 GeV. The relative abundance of heavy ions in space environment is 
shown in Fig. 4.1. 
Solar particle events: This consists of sporadic bursts of radiation emitted by the sun, 
mainly protons and heavy ions. Energies typically range up to several hundred MeV to 
GeV. The low energy particles are stopped by the layer of shielding material that is used 
to protect the IC. For a typical shielding depth of 1 to 5 mm, photons with energy above 
20keV, electrons above 1 MeV and protons above 10MeV can penetrate into the 
semiconductor. 
Interaction Of Ionizing Radiation With Semiconductor Material: 
When the radiation particle (proton, electron, heavy ion or photon) present in the 
environment strikes the semiconductor material it generates secondary electrons that are 
very energetic when compared to the energies of the valence electrons. These energetic 
secondary electrons can in turn ionize the atoms, generating electron-hole pairs. As long 
as energies of the generated electrons and holes are greater than the minimal energy 
required for an electron-hole pair generation (for example, 3.6 eV in Si), they can in turn 
generate supplementary pairs. As a result, one single incident particle can create millions 
of electron-hole pairs. The total amount of energy deposited by a particle that results in 
electron-hole pair production is commonly referred to as total ionizing dose (TID). The 
typical unit of TID that is used is rad, which denotes the energy absorbed per unit mass of 
SiO2. A rad(SiO2) is 100 ergs per gram of SiO2. SiO2 is specified because it is the 
material most sensitive to ionization damage in the devices and circuits. The basic 
degradation mechanism of ionizing radiation on MOS is presented below. 
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Total-Dose Ionizing Effects On MOS Structures 
The damage responsible for the total-dose degradation of MOS devices occurs in the 
SiO2 (insulator) layer of device. The physical processes responsible for radiation damage 
in SiO2 layers consists of: (1) generation of electron-hole pairs, (2) recombination of 
fraction of these electron-hole pairs, (3) transport of free carriers in oxide, (4) formation 
of hole-traps in oxide, (5) formation of interface traps via reactions involving hydrogen in 
SiO2 [Dre99]. Fig. 4.2 depicts the total-dose radiation effects with the use of an MOS 
band diagram [Mcl87]. 
When ionizing radiation is incident on the metal-oxide-semiconductor (MOS) 
structures, electron-hole pairs are generated along the track of the incident particle. Some 
fraction of these electron-hole pairs will recombine but that fraction is a complicated 
function of the material, the type of radiation [Mcl87], [Dre99], Sro83] and the applied 
bias [Sha90]. Since the generation of electron-hole pairs causes the change in threshold 
voltage of the MOS device, the fraction of electron-hole pairs that escape recombination 
can be estimated experimentally. In SiO2, the rate of electron-hole pair creation is directly 
related to the electron-hole pair creation energy (≈ 17 eV) [Mcl76], [Hab73]. Hence, the 
 
 
 
Fig. 4.2 Band diagram illustrating the physical processes governing the response of 
MOS devices to total-dose ionizing radiation [Mcl87] 
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total number of electron-hole pair created in SiO2 is approximately equal to the total 
energy of ionizing radiation divided by 17 eV. The electron-hole pairs thus created are 
free to move under the applied bias. The electrons are very mobile in SiO2 and under a 
positive gate bias, quickly move to the contacts. In contrast, the holes have a very low 
effective mobility and transport via a complicated stochastic trap-hopping process 
[Win81]. Some of the holes might get trapped inside the oxide leading to net positive 
charge [Fle94], [Fle96]. Others might move to the SiO2/Si interface where a certain 
fraction of it is trapped. Since the number of electron-hole pairs created is directly 
proportional to the amount of energy deposited by the radiation (or the energy absorbed 
by the material), the degradation of the device behaviors is also roughly proportional to 
the total dose of radiation received. 
The incident radiation along with the creation of electron-hole pairs could break the 
chemical bonds in the oxide structure. Some of these bonds may be reformed during the 
electron-hole recombination, but others remain broken that leads to defect centers. These 
defect centers can serve as interface traps.  The defects created by the radiation may 
themselves move to the strained region near the SiO2-Si interface and may also result in 
the formation of interface traps. The radiation-induced interface traps are dominated by 
dangling bonds in Si-SiO2 interface, called Pb centers [Len02] as shown in Fig 4.3. The 
dangling bond refers to condition where the central silicon is bonded to three other silicon 
(instead of four). The holes transported in the oxide can react with Hydrogen present in 
the oxide to release protons (H+). The interface traps are created mostly due to the 
interaction of these protons near the Si-SiO2 interface [Sak89], [Rak04]. 
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There are many models predicting the holes trapping and annealing in SiO2-Si 
interface [Win89], [Old89] and buildup of radiation-induced interface traps [Win84], 
[Sro82]. Radiation induced interface traps can either be of a donor or acceptor state. A 
donor trap level is in a neutral charge state when it is below the Fermi level, and becomes 
               
 
Fig. 4.3 Pb centers in Si-SiO2 interface resulting in interface traps 
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positively charge state by giving up an electron when it moves above the Fermi level. An 
acceptor trap level is in a neutral charge state when it is above the Fermi level, and 
becomes negatively charged by accepting an electron when it moves below the Fermi 
level. When an external bias is applied to the gate of MOS structure, the energy level of 
the interface traps moves either up or down relative to the Fermi level. The charge state 
of the traps changes when the energy state crosses the Fermi level. 
The radiation-induced charge components mentioned above affects the characteristics 
of MOS transistors. The oxide-trapped charge shifts the IDS-VGS curve in the negative 
direction. The interface traps tends to “stretch-out” the IDS-VGS curve, so that a greater 
change in applied bias is required to cause the same change in current [Sch84].  Fig 4.4 
and Fig. 4.5 shows the effect of oxide and interface traps on drain current of NMOS and 
PMOS transistors. The magnitude of the above changes depends on number of factors 
namely, the total dose of radiation, dose rate, applied bias, temperature during irradiation, 
type of transistor, length of time and temperature after irradiation.  
Effect Of Total Dose Radiation On MOS Devices And Circuits 
As discussed in the previous section, the generation of electron-hole pairs in the SiO2 
layer is the primary effect of ionizing radiation on MOS structures. The generated 
electron-hole pairs can either recombine or transport through the oxide. The electrons 
being very mobile, move quickly towards the gate contact and exit out of the oxide while 
the less mobile holes eventually become trapped within the oxide region. 
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Fig. 4.4 Effect of oxide traps on drain current of PMOSFET and NMOSFET [Bar05] 
 
 
Fig. 4.5 Effect of interface traps on drain current of PMOSFET and NMOSFET [Bar05] 
 64 
The buildup of space charge in the SiO2 layer can cause the following effects: 
1) Voltage offsets  
2) Induced parasitic leakage currents 
3) Mobility degradation. 
 
Effect Of Threshold Voltage Shifts On MOS Transistors 
The threshold voltage of NMOS and PMOS transistors as a function of total-dose is 
illustrated in Fig. 4.6. The threshold voltage shift is due to trapping of holes in the oxide 
and the buildup of interface traps [Sro82]. In general, the effect of radiation-generated 
charge, Δρ, on the threshold voltage shift, ΔVth, of a transistor is given by  
                                                            ΔVTH= -­‐1COX Δρ(x)tox0 xtox   dx                                                                    (4.1) 
 
 
 
Fig 4.6 Threshold voltage versus dose for irradiated n- and p-channel transistors 
[Bar05]. 
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where, tOX is the thickness of the oxide, COX is the capacitance of the oxide and x is the 
distance measured from the gate of the transistor. 
Equation 4.1 suggests that the trapped positive charge (holes) in the oxide (i.e. Δρ is 
positive) will cause will cause a negative shift in the threshold voltage of a device and 
trapped negative charge will cause a positive shift in the threshold voltage. Generally, the 
initial response of an MOS transistor to radiation is a negative shift in the threshold 
voltage due to the buildup of trapped holes. The NMOS device may turn ‘ON” at zero 
gate bias (no voltage applied to the gate) if sufficient amount of holes are trapped in the 
oxide. In this case, the device is said to have gone into “depletion mode” and the device 
is permanently in the “ON” state. 
After sometime, the acceptor-like (negatively charged) interface traps can shift the 
threshold voltage in the positive direction. This is termed as turn-around and can be 
attributed to negatively charged interface traps building up at a higher rate than trapped 
oxide charge. If sufficient negative charge is built-up in the interface traps then it is 
possible for the threshold voltage of NMOS device to increase to values more than the 
pre-irradiation value. This condition is termed as “rebound” [Sro82] or “super-recovery” 
[Sch84] where most of the trapped holes are annealed leaving primarily the negative 
charge contribution of the interface traps. Hence, we can say that the threshold voltage 
shift is time dependent, causing the shift at long times to be opposite of that observed at 
short times after irradiation. For the case of PMOS transistor, both the oxide trapped 
charge and interface trap charge (donor-like states) are positively charged. Hence the 
threshold voltage shift is negative and continues to increase in magnitude. The PMOS can 
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become permanently turned “OFF” if the magnitude of the threshold voltage increases 
more than the power supply voltage. 
 
Induced Parasitic Leakage Currents 
The charge build-up in the isolation or the field oxide regions is the dominant effect 
of the ionizing radiation in the commercial CMOS process. Fig 4.7 shows the cross-
section of a recessed field-oxide structure, specifically called local oxidation of silicon 
(LOCOS) that is used for device-to-device isolation. During the growth of a thick SiO2 
layer, a bird’s beak structure is formed as illustrated in the Fig 4.7. The incident radiation 
causes a buildup in positive charge in the field oxide and hence there is a parasitic 
leakage path between the source and the drain of adjacent devices as shown in Fig 4.8. 
Hence, there is an increase in leakage current when the device is off. 
 
 
 
    
Fig. 4.7 Cross-section showing LOCOS isolation with bird’s beak formation and radiation 
induced leakage paths [Mcl87] 
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Mobility Degradation 
Interface traps results in undesirable threshold voltage shifts, degradation of channel 
mobility and transconductance of the device. This causes the parametric degradation of 
IC’s speed, timing, drive etc. The interface traps generated due to radiation causes change 
in the shape of current-voltage characteristics.  The interface traps are either filled or 
empty when the gate voltage of the MOSFET is swept. Hence, depending on the state of 
the traps, more (or less) charge (in turn, gate voltage) is needed at the gate to produce a 
given surface field in the device. 
Fig. 4.9 shows the drain current (IDS) versus gate voltage (VG) at different regions of 
operation of the MOS device for varying total dose of radiation [Sch84]. There are two 
regions of operation that are of particular importance, namely the sub-threshold and 
saturation. At sub-threshold, there are two characteristics of the curve that change due to 
radiation. First, the shift of the ID-VG curve towards the left for both NMOS and PMOS 
and this is due to the build-up of positive oxide trapped charges. Second, the decrease in 
the slope of the curve which is due to the radiation induced build-up of interface traps. 
   
 
Fig. 4.8 Parasitic leakage path between source and drain [Mcl87] 
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The decrease in sub-threshold slope means that a larger gate voltage swing is needed to 
bring the device into strong inversion. Hence the interface traps decrease the switching 
speed of the transistors.   
.   
Mobility degradation in another important effect of the build-up of interface traps. 
The increase in lattice and Coulomb scattering by charged interface traps results in the 
degradation of mobility [Sta67], [Gaw74], [Pea85].  Also, this reduction in mobility due 
to radiation leads to decrease in sub-threshold slope and transconductance (gm). 
All these degradation of IC behaviors discussed thus far could lead to the functional 
failure of ICs. 
 
 
 
  
Fig 4.9 Sub-threshold current-voltage curves for an NMOS transistor before irradiation 
and at four different radiation levels [Sch84]. 
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Effects on TID on CMOS RF systems 
There is a lack of literature related to TID on integrated CMOS RF systems. 
However, analysis of TID on commercial-off-the-shelf (COTS) RF receivers (build using 
discrete RF front-end and DSP) are presented [Und04] and [Ren]. 
The TID effects on COTS GPS receiver (GP4020 CMOS IC on the MG5001 GPS 
application board shown in Fig. 4.10) is described in [Und04]. The TID experiments 
irradiated the receiver board (powered ON using a battery) using a Cobalt-60 gamma 
radiation source. The authors observed an increase in static current after 10 krad (SiO2) 
TID level as shown in Fig. 4.11. The receiver showed complete failure of operation at 15 
krad (SiO2). After annealing, even though it recovered some degree of functionality, it 
was still deemed unusable. The authors did not identify the reason for the failure and 
stated that 11 krad(SiO2) device tolerance is sufficient for low cost space applications.   
 
 
Fig 4.10 GPS receiver board used in [Und04] 
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TID sensitivity of COTS receivers (Orion, Phoenix) is presented in [Ren07]. Both the 
receivers showed an increase in supply current at ~7 krad(SiO2) and both the receiver 
displayed complete break-down at ~15 krad(SiO2) as shown in Fig. 4.12.  
 
Fig 4.11 Total dose effects on receiver built using GP4020 IC on the MG5001 GPS 
application board. The system completely fails at 15 krad (SiO2) [Und04] 
Device 
Fails 
   
 
Fig. 4.12 Increase in supply current for COTS receivers in [Ren07] 
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Effects Of TID On CMOS RF components 
The literature review of TID effects on CMOS RF sub-circuits is presented in this 
section. A radiation-hardened-by-design LNA (fO = 2.1 GHz) and VCO (fO=2.1 GHz) 
implemented in a 0.13 µm bulk CMOS process are presented in [Che06]. The NMOS 
transistors in the LNA and VCO used annular gates to mitigate the TID induced drain-to-
source leakage path by eliminating the leakage through isolation oxides. The use of 
annular rings to mitigate the TID induced leakage is presented in [May04], [Ane99]. Fig. 
 
 
Fig. 4.13 Effectiveness of annular gates compared to standard layout to mitigate TID 
induced leakage [Che06]. 
Standard Layout 
 
Annular Layout 
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4.13 shows the effectiveness of the annular layout when compared with standard layout 
for NMOS transistor [Che06].  The device-under test was irradiated to a TID level of 500 
krad(SiO2) using Cobalt-60 source. The pre-rad and post–rad (500 krad(SiO2)) values of 
input matching (S11) parameter, gain (S21) parameter and noise figure of LNA are 
shown in Figs. 4.14 - 4.16. There was no degradation in any of these parameters for the 
LNA confirming the efficiency of the RHBD technique. 
There was less than 1 db change in the phase noise characteristics of the VCO from 
pre-rad to post-rad as shown in Fig 4.17. 
 
 
 
 
Fig. 4.14 S11 parameter for pre-rad and post-rad case [Che06] 
 
 
Fig. 4.15 S21 parameter for pre-rad and post-rad case [Che06] 
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The effect of TID on an unhardened LC-VCO and a RHBD LC-VCOs (both with fO = 
2.4 GHz) implemented in 0.6 µm technology is evaluated using circuit simulations in 
[Ade03]. The RHBD technique utilized annular gates for MOS transistors. Compact 
 
 
Fig. 4.16 NF parameter for pre-rad and post-rad case [Che06] 
 
 
Fig. 4.17 Phase noise of VCO for pre-rad and post-rad case show maximum 
difference of 1 dB[Che06] 
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models (for transistors) were used to mimic TID degradation. Table 4.1 compares the 
VCO characteristics for the pre-rad and post-rad (Classical and RAD-HARD) cases for 
both the designs. The maximum degradation occurred in the oscillation amplitude and fO 
of the unhardened VCO (authors call it “Classical”). The parameters decreased by 300 
mV and ~150 MHz respectively.  The authors claim that the hardening technique 
effectively mitigated this degradation. 
Even though radiation effects of RF circuits using Bi-CMOS and compound materials 
technology are not considered in this work, references [Mos06], [Kel10], [Lan06], 
[Cre06], [Thr07]  are provided for interested readers. 
 
Effects of TID on CMOS RF Transistors 
CMOS SOI process as emerged as an attractive solution to integrate RF front-end 
with digital/analog baseband circuitry [Van03], [Lee05]. Recent studies have focused on 
TID degradation of CMOS RF SOI transistor behaviors [Mad09], [Liu10], [Aro10], 
[Ar10], [Aro12]. Protons irradiation (to 2 krad (SiO2)) on floating-body (FB) NMOS 
transistors in a 65 nm partially depleted (PD) SOI CMOS technology showed 75 GHz 
degradation in peak fT as shown in Fig. 4.18 [Mad06]. X-ray irradiation (to 2 Krad 
 
 Table 4.1 VCO parameters with TID [Ade03] 
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(SiO2)) on 20-finger NMOS transistor, with 1 µm finger width showed an increase in 
leakage current as shown in Fig. 4.19. The degradation of both of these parameters can 
have a potential impact of the RF circuits in terms of the noise performance, impedance 
matching and power consumption. The radiation-induced leakage was less for longer 
width devices. The increase in leakage was attributed to the STI parasitic leakage path in 
the SOI devices. The authors suggested the use of body-contacting schemes as potential 
solution to STI parasitic leakage issue as it eliminates the oxide sidewalls. 
There has been a conflicting result on the TID response of 45 nm SOI transistors. 
While the data reported in [Liu10] show no significant radiation-induced degradation in 
Id-Vg characteristics up to a dose of 1 Mrad (Si), the data presented in [Aro10], [Ar10] 
show a significant change in leakage as well as ON state drain current.  
The total dose response of 45 nm PD SOI FB NMOS transistors from Freescale 
Semiconductor is presented in [Liu10]. Unfortunately, details on the width and other 
transistor parameters such as source/drain contact spacing, number/width of transistor 
 
Fig. 4.18 Degradation of fT in 65 nm 
NMOS due to proton irradiation [Mad09] 
 
Fig. 4.19 Increase in leakage due to gamma 
irradiation [Mad09] 
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fingers, etc are not provided in the paper. Without the complete information, it is difficult 
to interpret these results. 
The total dose response of 45 nm PD SOI FB NMOS transistors from IBM 
technologies with 20 fingers, each finger with 2 µm width is presented in [Aro10]. The 
radiation caused an increase in OFF state leakage current and a significant decrease in 
ON-state current as shown in Fig. 4.20. The design trade-offs between RF performance 
and TID tolerance with respect to source-drain contact spacing is also discussed. Also, 
devices with loose gate-finger-to-gate finger spacing showed improved RF and radiation 
performance.  
The tradeoffs between RF performance and radiation performance (X-rays) of FB and 
body-contacted (BC) 45nm PD SOI devices are compared in [Ar10] as shown in Fig. 
4.21.a and 4.21.b. The FB devices showed better RF performance due to less parasitic 
 
 
Fig 4.20 Transfer characteristic of floating body NMOSFET from [Aro10] 
 77 
capacitance [Lee07]. However, the BC devices showed better radiation performance as it 
eliminates the STI leakage.  
The TID response of FB NMOS and PMOS fabricated in IBM 32nm CMOS SOI 
technology is presented in [Aro12]. The TID radiations caused a higher leakage current 
and electron trapping in the oxide for NMOS transistor and hole trapping for PMOS 
transistor. Longer (length = 490 nm) NMOS transistors show higher degradation than 
shorter (length = 56 nm) transistors. Figs. 4.22.a and 4.22.b shows the TID response of 
NMOS transistor with channel length of 490 nm. 
 
Fig 4.21.a Id-Vg characteristics for FB 
NMOS in 45 nm SOI [Ar10] 
 
Fig 4.21.b Id-Vg characteristics for BC 
NMOS in 45 nm SOI [Ar10] 
 
 
 
Fig 4.22 Transfer characteristic of floating body NMOSFET from [Aro12] 
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Impact Of TID Degradation On Transistor Performance On High-Frequency RF Circuits 
The three different SOI technologies discussed thus far (65 nm, 45 nm, 32 nm) all 
show a degradation of Id-Vg with TID. The decrease in Id affects the transconductance 
(gm) that in turn reduces the cut-off frequency fT of a transistor. This can have a profound 
impact on the RF circuit parameters.  
For example, the power constrained noise figure (Fmin P) of the LNA given in equation 
3.15 is inversely proportional to the fT. Hence, if fT decreases, the Fmin P can increase to 
undesirable levels. This can result in detrimental effects on the overall performance of a 
high-frequency RF system where the center frequency (fO) is only few times less than fT.  
In the case of LC-VCO, the NMOS tail source provides the current required to sustain 
oscillations and gm of cross-coupled pairs provide negative resistance to compensate for 
the parasitic resistance of inductors and capacitors. The TID induced current and 
transconductance degradation can reduce the current in the circuit to such a level that the 
oscillations may no longer be sustained. This can lead to the failure of the entire RF 
system that requires uninterrupted operation of the VCO.  
 
Conclusion 
This chapter presents a brief introduction into space environment and the TID-
induced degradation in NMOS and PMOS transistors. An impact of TID from circuit’s 
point of view is provided next. Finally, a summary of existing literature on total dose 
effects on RF-CMOS from a system-level, component-level and transistor-level 
perspective is provided. 
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CHAPTER V 
DC, RF AND TID PERFORMANCE OF MOSFETS IN 45 NM CMOS SOI 
 
Introduction 
The previous chapter describes the basics of TID radiation and its effect at the device-
level and circuit-level. At the device-level, TID mainly causes increase in leakage 
current, decrease in ON state current and threshold voltage shift. At, the circuit-level this 
could cause degradation in the circuit performance due to the decrease in the current 
flowing in the circuit. This chapter presents the experimental results on characterization 
of TID effects on transistors fabricated in an IBM 45 nm CMOS SOI technology. The DC 
and RF performance of the transistors are evaluated in the presence of ionizing radiation. 
 
Transistors Fabricated In IBM 45 nm CMOS SOI 
A variety of NMOS transistors and PMOS transistors were designed and fabricated in 
an IBM 45 nm CMOS SOI technology. The main objectives were to characterize the RF 
and TID performance of these test structures in the 45 nm CMOS SOI process and 
develop TID-aware compact models. The input and output terminals of the devices were 
connected to ground-signal-ground (G-S-G) probe pads using (G-S-G) coplanar 
waveguides (transmission lines) designed with characteristic impedance (ZO) of 50 Ω. ZO 
was designed to be constant (50 Ω) up to a frequency of 50 GHz enabling high-speed 
measurement of device parameters. As an example, the gate and drain of a NMOS 
transistor connected to the input and output pads using G-S-G coplanar waveguides is 
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shown in Fig 5.1.  
The bonding pad and metal interconnect parasitics (resistance, capacitance and 
inductance) that are generally neglected in DC measurements largely affect the device RF 
performance. These parasitics skew the measured data and hence needs to be removed 
using the process of parasitic de-embedding. To aid this, the test chip also included 
standard calibration structures such short, open, load and through as shown in Fig. 5.2.  
1  
 
Fig. 5.1. Layout of NMOS transistor connected to 50 Ω probe pads using ground-signal-
ground coplanar waveguides. 
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Table 5.1 shows the devices used for TID experiments. These only constitute a subset 
of the devices available on the test-chip. The limited number of test ICs and inability to 
reuse an IC once it is dosed with radiation necessitated a prudent selection of transistors 
based on its applicability in RF circuits. From previous research, it is known that the TID 
response of a transistor is dependent on the total number of fingers and body contacting 
 
 
Fig. 5.2. On-chip calibration structures (short, open, load and through) structures for parasitic 
de-embedding. 
  
Table 5.1 Test structures used for TID characterization  
 
Name Device Type Body Width Length Fingers 
NMOSFB_A NMOSFET  Floating 24 µm 56 nm 12 
NMOSFB_B NMOSFET  Floating 24 µm 56 nm 24 
NMOSBT_C NMOSFET  Body-tied 24 µm 56 nm 12 
PMOSFB_D PMOSFET Floating 24 µm 56 nm 24 
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scheme. NMOS transistors (NMOSFB_A and NMOSFB_B) were selected with equal 
total width (24 µm) but with varying number of fingers (of 12 and 24 respectively). 
NMOSBT_C was chosen to represent body-tied devices. The PMOS transistor, 
PMOSFB_D was selected to compare its response with NMOSFB_B (NMOS transistor 
with identical device parameters).  
 
RF and TID Measurement Set-Up 
Fig. 5.3 shows the RF experiment set-up used to measure S-parameters of the test 
structures before and after radiation. RF measurements were carried out for the frequency 
range of 10 MHz to 50 GHz. S-parameters were measured using a vector network 
analyzer (VNA - Agilent N5245A) connected to the test chip through high frequency RF 
cables. The parasitics due to measurement set-up including the VNA connectors, RF 
cables, RF adaptors and RF probes were calibrated using the built-in “short-open-load-
through” (SOLT) calibration function in the VNA using CS-1513 substrate [Agi06]. The 
 
 
Fig. 5.3. RF and TID experiment set-up. S-parameters were measured using a network 
analyzer. The TID experiments were performed with an ARACOR X-ray source with a 
dose rate of ~30 krad(SiO2)/min. 
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surrounding parasitic components on wafer were corrected from the measurements using 
an “open-short” de-embedding method using measured data from the on-chip calibration 
structures shown in Fig. 5.2 [Koo91].  
TID experiments were performed with an ARACOR 10-keV X-ray source at a dose 
rate of ~30 krad(SiO2)/min. The devices were biased in the ‘ON’ condition during 
irradiation, i.e., |Vg| = 1 V, Vs = 0 V and Vd = 0 V. The Id-Vg and S-parameter 
measurements were made in-situ at different TID levels (100 krad(SiO2) to 500 
krad(SiO2)). The temperature of the IC was controlled (and measured) through a 
combination of resistive heater and sensor (Lakeshore PT-111 RTD) attached to the high-
speed IC package. Additionally, an infrared temperature-measuring device was also used 
to measure the temperature of the die. The radiation experiments were conducted for two 
sets of temperatures (25 ºC, 100 ºC). For each set, both the TID irradiations and DC and 
RF measurements were performed at the same temperature. 
For the transistors, Id-Vg and gm-Vg characteristics were the DC metrics and S21 and 
unity gain cut-off frequency (fT) were the RF performance metrics considered. For all the 
devices, the pre-irradiation S-parameters were compared post-irradiation values in order 
to determine the effect of TID. The S-parameters were converted to H-parameters and fT 
of the transistors was calculated by extrapolating small-signal current gain, h21, on the 
frequency axis. fT is defined as the frequency at which the current gain of a transistor 
becomes unity (0 dB) due to effect of gate capacitance (parasitic gate–source (Cgs) and 
gate-drain (Cgd) capacitance). fT can represented in terms of small-signal 
transconductance (gm), Cgs and Cgd using 5.1.                                                                 𝑓!   =    𝑔!2𝜋(𝐶!" + 𝐶!")                                                 (5.1)  
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As an example of transistor RF parameter degradation with test fixture parasitics, Fig 
5.4 compares the measured pre-irradiation S21 of NMOSFB_A before and after parasitic 
de-embedding with Spice simulations. The effect of pad and interconnect parasitics can 
be clearly be seen to degrade S21 (with a maximum of 20 dB degradation). The parasitic 
de-embedding causes the measured forward gain of the transistor to increase across the 
whole frequency range and match well with simulation. 
 
 
 
 
 
          
 
 
Fig. 5.4. Comparison of measured S21 before and after de-embedding with Spice 
simulations. 
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Impact Of Number Of Gate Fingers Of NMOS Transistor On DC & RF Performance And 
TID Response 
DC Performance Vs. Number of Fingers for NMOS Transistors 
The Id-Vg characteristics of NMOSFB_A (12 fingers) and NMOSFB_B (24 fingers) at 
25 °C and 100 °C are shown in Fig. 5.5. Both the transistors have equal total width (24 
µm) but different finger widths. It can be noted that there is no significant difference 
between the drain current for the two transistors since the total device widths are equal. 
An important factor that could cause variation in drain current is the gate wiring 
resistance between the two designs.   However, the two NMOS transistors were designed 
with similar gate contacts (with comparable contact area) resulting in less than 0.5 Ω 
difference in the wiring resistance from layout parasitic extraction (PEX).  
  
 
Fig. 5.5. Id-Vg of NMOSFB_A and NMOSFB_B at 25 °C and 100 °C shows no 
dependence on number of gate fingers. 
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The increase in temperature causes competing effects to drain current due to change 
in threshold voltage and channel mobility. Both, the threshold voltage (VTH) and the 
channel mobility (µn) decrease with increase in temperature. At low Vg, the decrease in 
threshold voltage dominates, causing Id to increase with temperature. At high Vg, the 
decrease in mobility dominates causing Id to decrease with temperature. The gm-Vg 
characteristics are also similar for the two NMOS transistors as shown in Fig. 5.6. 
 
RF Performance Vs. Number of Fingers for NMOS Transistors 
The forward transmission gain (S21) of a transistor is related to its gm. It is important 
to note that the transistor drain terminal is directly connected to the G-S-G output pad 
without any impedance matching network. As a result, only part of the available power 
  
 
Fig. 5.6. gm-Vg of NMOSFB_A and NMOSFB_B at 25 °C and 100 °C shows no 
dependence on number of gate fingers. 
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from the transistor is transmitted to the output pad due to impedance mismatch. As seen 
in the previous section, the number gate fingers (or finger width) show negligible effect 
on gm at both 25 °C and 100 °C. As a result, the S21 of NMOFB_A and NMOSFB_B are 
almost equal (< 0.5 dB difference) at both 25 °C and 100 °C as shown in Fig 5.7.   
The layout of NMOSFB-A and NMOSFB_B are shown in Figs. 5.8a and 5.8b. The 
parasitic gate to source and gate to drain capacitance comprises of (i) intrinsic 
capacitance made up of gate to channel & gate to source and drain overlap capacitance 
and (ii) metal interconnection capacitance due to routing over gate & source and gate & 
drain. CMOS technology scaling causes reduction in the intrinsic capacitance. As a 
result, the routing capacitance tends to play a significant role in the overall gate 
capacitance.  
  
 
Fig. 5.7. S21-Vg of NMOSFB_A and NMOSFB_B at 25 °C and 100 °C shows no 
dependence on number of gate fingers. 
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From the transistor layouts it can be observed (from overlap between green and pink 
regions) that the routing capacitance increases (more metal routing is required) with 
number of fingers thereby increasing the overall capacitance seen at the gate terminal. 
Equation 5.3 shows that fT depends on gm and Cg. As a result, the NMOSFB_B (with 24 
fingers) has lower fT than NMOSFB_A (with 12 fingers) as shown in Fig. 5.9. At  
  
 
 
 
Fig. 5.8a. Layout of NMOSFET with 24 fingers shows higher parasitic overlap 
between gate and source and gate and drain (overlap between green and pink regions)  
when compared to 12 finger NMOSFET 
  
 
 
 
Fig. 5.8b. Layout of NMOSFET with 12 fingers shows lower parasitic overlap between 
gate and source and gate and drain (overlap between green and pink regions) when 
compared to 24 finger NMOSFET 
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elevated temperature, fT decreases mainly due to reduction in gm with increasing 
temperature. 
TID response Vs. Number of Fingers of NMOS Transistors 
Figs. 5.10 - 5.13 compares the pre-irradiation and 500 krad(SiO2) Id-Vg characteristics 
of NMOSFB_A and NMOSFB_B with the drain biased at 1 V for 25 ºC and 100 ºC. Both 
transistors show an increase in OFF state leakage current with TID at both temperatures. 
NMOSFB_B (with 24 fingers) shows higher increase in leakage than NMOSFB_A.  
The increase in leakage is attributed to the positive charge trapped in the STI causing 
leakage along the sidewalls between the drain and source (explained in chapter IV). Each 
additional finger creates extra STI edges thereby increasing the total TID sensitive area in 
a transistor. As a result, the TID induced leakage of NMOS transistor increases with 
  
 
Fig. 5.9. fT of transistor with less fingers (NMOSFB_A) is less than that with more 
fingers (NMOSFB_B) at 25 °C and 100 °C. 
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increasing number of fingers with NMOSFB_B showing higher OFF state degradation 
than NMOSFB-A. The above-threshold slope of the Id-Vg characteristics for both devices 
decreases with dose. This shows the TID-induced degradation in the ON state drain 
current is due to mobility degradation caused by build-up of interface-traps. The charge 
trapped in the STI in multi-finger transistors with small finger width (< 2 µm) can also 
influence the electric field of the channel resulting in degradation of ON state drain 
current [Rat11]. As a result, NMOSFB_B shows higher degradation in ON state drain 
 
 
Fig. 5.10. Comparison of pre-irradiation 
and 500 krad(SiO2) Id-Vg of NMOSFB_A at 
25 °C and 100 °C in log scale. There is an 
increase in OFF state leakage with TID. 
  
 
 
Fig. 5.11. Comparison of pre-irradiation 
and 500 krad(SiO2) Id-Vg of NMOSFB_A at 
25 °C and 100 °C in linear scale. There is 
an increase in ON state current with TID. 
  
 
 
Fig. 5.12. Comparison of pre-irradiation 
and 500 krad(SiO2) Id-Vg of NMOSFB_B 
at 25 °C and 100 °C in log scale. There is 
an increase in OFF state leakage with TID. 
  
 
 
Fig. 5.13. Comparison of pre-irradiation and 
500 krad(SiO2) Id-Vg of NMOSFB_B at 25 
°C and 100 °C in log scale. There is an 
increase in OFF state leakage with TID. 
  
 91 
current than NMOSFB_A due to the increase in number of STI edges with increasing 
fingers. Both the devices show enhanced degradation at 100 °C. This is due to increase in 
interface-trap build-up with increase in irradiation temperature [Sha98]. Thus, it is seen 
that the combined effects of elevated temperature and TID shows higher degradation than 
at room temperature and TID. Figs 5.14a and 5.14b compares the ratio of pre-irradiation 
and post-irradiation drain current of NMOFB_A and NMOSFB_B. NMOSFB_B shows 
higher degradation (from its pre-irradiation value) in both OFF and ON state drain 
 
 
Fig. 5.15. Comparison of pre-irradiation 
and 500 krad(SiO2) gm-Vg of NMOSFB_A 
at 25 °C and 100 °C. 
  
 
 
Fig. 5.16. Comparison of pre-irradiation and 
500 krad(SiO2) gm-Vg of NMOSFB_B at 25 
°C and 100 °C. 
  
 
Fig. 5.14a. Ratio of current at 
500krad(SiO2) to pre-irradiation as 
function of gate bias (from 0.3 V to 1 V) 
for NMOSFB_A and NMOSFB_B at 25 C 
and 100 C. NMOSFB_B shows higher 
degradation in OFF state drain current 
than NMOSFB_A. 
  
 
Fig. 5.14b. Ratio of current at 500krad(SiO2) 
to pre-irradiation as function of gate bias 
only for ON condition (Vg > 0.3 V) for 
NMOSFB_A and NMOSFB_B at 25 °C and 
100 °C. NMOSFB_B shows higher 
degradation in ON state current than 
NMOSFB_A. 
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current than NMOSFB_A.  
Figs. 5.15 and 5.16 shows the degradation of gm of NMOSFB_A and NMOSFB_B 
with TID at both temperatures. The degradation in peak Id and gm of both devices is again 
attributed to TID-induced mobility degradation. NMOSFB_B shows higher degradation 
in gm with TID and temperature than NMOSFB_A since it shows higher degradation in 
Id-Vg characteristics (from Fig 5.14a and 5.14b). Both the devices show a slight negative 
shift in threshold voltage with TID with a maximum of 20 mV and 18 mV shift from its 
pre-irradiation value at 500 krad(SiO2 and 100 ºC for NMOSFB_2 and NMOSFB_1 
respectively as shown in Fig. 5.17.  
 
         
  
Fig. 5.17. The change in threshold voltage calculated as VTH(TID @ temperature) – 
VTH(pre-irradiations @ temperature). There is slight change in VTH with TID 
(maximum of 20 mV). 
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Figs. 5.18 - 5.21 show measured fT and S21 of NMOSFB_A and NMOSFB_B for pre-
irradiation and 500 krad(SiO2) at the two temperatures. As seen in the previous section, 
both fT and S21 depend on transistor gm.  The degradation of both these RF parameters 
follows the TID-induced degradation in gm. NMOSFB_A shows the worst-case 
degradation of ~46 GHz (~ 16% degradation) and ~1.6 dB (~18%) in fT and S21 from its 
pre-irradiation value at 100 °C and 500 krad(SiO2).  NMOSFB_B shows the worst-case 
 
 
Fig. 5.18. Comparison of pre-irradiation 
and 500 krad(SiO2) fT of NMOSFB_A at 
25 °C and 100 °C shows increase in 
degradation with increasing temperature. 
  
 
 
Fig. 5.19. Comparison of pre-irradiation 
and 500 krad(SiO2) fT of NMOSFB_B at 
25 °C and 100 °C shows increase in 
degradation with increasing temperature. 
  
 
 
Fig. 5.20. Comparison of pre-irradiation 
and 500 krad(SiO2) S21 of NMOSFB_A at 
25 °C and 100 °C. 
  
 
 
Fig. 5.21. Comparison of pre-irradiation 
and 500 krad(SiO2) S21 of NMOSFB_B at 
25 °C and 100 °C.  
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degradation of ~36 GHz (~ 22% degradation) and ~1.8 dB (~21%) in fT and S21 from its 
pre-irradiation value at 100 °C and 500 krad(SiO2). 
 
Summary 
DC experiment results show that Id-Vg characteristics are almost independent of 
number of fingers for devices with same total width and comparable gate resistances. RF 
experiments show while S21 shows little dependence on number of fingers, fT decreases 
with increase in fingers due to additional gate to source and gate to drain layout 
parasitics. TID experiments show higher degradation in Id, gm, S21 and fT with increasing 
number of fingers.  
Another RF figure of merit for transistors, the maximum frequency of oscillation 
(fMAX) is defined as the frequency at which the power gain becomes equal to unity (1 dB). 
It is an indicator of usable power gain of a transistor and depends strongly on gate 
resistance as well as the parasitic components as shown in 5.4. 
                                                                𝑓!"#   ≈    𝑓!8𝜋.𝑅! .𝐶!"                                                 (5.4)  
where Rg is the gate resistance. Typically, RF MOSFETs utilize multi-fingered layout in 
order to decrease the gate resistance and increase fMAX. As the number of fingers 
increases, the gate resistance decreases but Cgd increases. There exist an optimum finger 
width where the maximum fMAX can be achieved for a transistor. However, the total dose 
sensitivity increases with number of fingers. This represents a potential tradeoff between 
RF performance and TID tolerance of RF devices and circuits. 
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DC & RF performance and TID response of body-tied NMOSFETs 
DC Performance of floating body and body-tied NMOSFETs 
The Id-Vg characteristics of NMOSFB_A and NMOSBT_C at 25 °C and 100 °C are 
shown in Fig. 5.22. Both the transistors have the same device parameters except that 
NMOSFB_A is a floating-body device and NMOSBT_C is a body-tied device. Since the 
total widths of both the devices are equal, they have similar Id-Vg characteristics. At 
elevated temperatures, the drain current is higher than the current at 25 °C for low Vg and 
lower for high Vg. The gm-Vg characteristics follow Id-Vg with both the transistors 
showing almost identical gm as shown in Fig. 5.23. 
 
RF Performance of floating-body and body-tied NMOSFETs 
Since both the transistors have comparable gm, the S21 of NMOFB_A and 
NMOSBT_C are similar (< 1 dB difference) across the whole frequency range at both 25 
°C and 100 °C as shown in Fig 5.24.   
 
 
Fig. 5.22. Id-Vg of NMOSFB_A and 
NMOSBT_C at 25 °C and 100 °C shows 
no dependence on body-contacting 
schemes. 
  
 
 
Fig. 5.23. gm-Vg of NMOSFB_A and 
NMOSBT_C shows no dependence on 
body-contacting schemes. 
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The NMOSBT_C is a T-type body contacted device containing the extra polysilicon 
overlapping the active regions (polysilicon is used for body contacts). This extra 
polysilicon causes additional parasitic capacitance between gate to source and gate to 
drain. As a result, body-tied devices have reduced fT (and fMAX) when compared to 
floating body devices. Fig 5.25 shows the fT of NMOSBT_C to be 150 GHz and 130 GHz 
lower than NMOSFB_A at 25 °C and 100 °C respectively. 
 
 
 
Fig. 5.24. S21-Vg of NMOSFB_A and 
NMOSFB_B at 25 °C and 100 °C shows 
no dependence on number of gate fingers. 
  
 
 
 
Fig. 5.25. fT of transistor with less fingers 
(NMOSFB_A) is less than that with more 
fingers (NMOSFB_B) at 25 °C and 100 °C. 
  
 
 
Fig. 5.26. Comparison of pre-irradiation 
and 500 krad(SiO2) Id-Vg of NMOSBT_C at 
25 °C and 100 °C in log scale. There is 
very small (1.2 X) increase in OFF state 
leakage with TID. 
  
 
  
 
 
Fig. 5.27. Comparison of pre-irradiation 
and 500 krad(SiO2) Id-Vg of NMOSBT_C at 
25 °C and 100 °C in linear scale. There is 
an increase in ON state current with TID. 
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TID response of body-contacted device 
Figs. 5.26 - 5.27 compares the pre-irradiation and 500 krad(SiO2) Id-Vg characteristics 
of NMOSBT_C with the drain biased at 1 V for 25 ºC and 100 ºC. NMOSBT_C shows a 
slight increase (maximum  of ~1.2X) in the OFF state leakage current with TID at both 
temperatures. At 25 °C, there is no significant change in above-threshold slope of the Id-
Vg characteristics for NMOSBT_C with dose. This suggests that there is very little TID-
induced degradation in the ON state drain current at 25 °C. At 100 °C, there is slightly 
higher degradation in the ON current (6% lower than pre-irradiation value). Again, this is 
attributed to increase in interface traps at elevated temperature [Sha98]. 
The T-shaped body contacted device has exactly half the number of STI edges when 
compared to the floating body device with equal number of fingers. Also, the body-ties 
minimizes the floating body effects by controlling the body potential. As a result, the 
body-tied devices are inherently hardened to TID than floating-body devices. Figs 5.28a 
 
 
Fig. 5.28a. Ratio of current at 
500krad(SiO2) to pre-irradiation as 
function of gate bias (from 0.3 V to 1 V) 
for NMOSFB_A and NMOSBT_C at 25 
°C and 100 °C. NMOSBT_C shows much 
less degradation than NMOSFB_A. 
  
 
 
Fig. 5.28b. Ratio of current at 500krad(SiO2) 
to pre-irradiation as function of gate bias 
only for ON condition (Vg > 0.3 V) for 
NMOSFB_A and NMOSBT_C at 25 °C and 
100°C. NMOSBT_C shows less degradation 
in ON state current than NMOSFB_A. 
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and 5.28b compares the ratio of pre-irradiation and post-irradiation drain current of 
NMOSFB_A and NMOSBT_C. As discussed, NMOSBT_C shows negligible change 
(from its pre-irradiation value) in both OFF and ON state drain current at 25 °C. At 100 
°C, it shows ~6% degradation at TID of 500 krad(SiO2) when compared to its value at 
pre-irradiation. Both OFF and ON state degradation in NMOSBT_C is very less when 
compared to that in NMOSFB_A. Similar to Id, the gm of NMOSBT_C shows negligible 
degradation with TID at 25 °C, while it shows a slightly increased degradation (4%) at 
100 °C as shown in Fig. 5.29. However, the amount of reduction in gm with TID is less 
when compared to floating body transistor (3 X higher). At both the temperatures, 
NMOSBT_C does not show any significant shift in threshold voltage with TID. 
Figs. 5.30 - 5.31 show measured fT and S21 of NMOSBT_C for pre-irradiation and 
500 krad(SiO2) at the two temperatures. As seen in the previous section, both fT and S21 
depend on transistor gm.  The degradation of both these RF parameters follows the TID-
induced degradation in gm. The body contacted device, NMOSBT_C shows the worst-
case degradation of ~16 GHz (~ 6% degradation) and ~1.2 dB (~3%) in fT and S21 from 
 
 
 
Fig. 5.29. Comparison of pre-irradiation and 500 krad(SiO2) gm-Vg of NMOSBT_C at 
25 °C and 100 °C. 
  
 99 
its pre-irradiation value at 100 °C and 500 krad(SiO2). 
 
Summary 
DC experiments show that the Id-Vg and gm-Vg characteristics are identical for 
floating-body and body-tied devices with identical transistor parameters. This suggests 
that even though the body-tied devices suffer from additional parasitics, it does not affect 
their DC behaviors. However, the parasitics affect the RF performance with fT of body-
tied device (150 GHz) being much less than floating body device (301 GHz). The S21 
parameter shows little dependence on body-contacting schemes, with both the devices 
having comparable values. The TID experiment results indicate the body-tied device to 
be less sensitive to TID than floating-body device due to reduction in STI edges between 
the source and drain. RFIC designers typically use floating-body devices for their 
superior RF performance. However, the radiation experiments indicate that the body-tied 
devices are better choice for space environment with the RF performance traded-off for 
radiation tolerance.  
 
 
Fig. 5.30. Comparison of pre-irradiation 
and 500 krad(SiO2) S21 of NMOSBT_C 
at 25 °C and 100 °C. 
  
 
 
Fig. 5.31. Comparison of pre-irradiation and 
500 krad(SiO2) fT of NMOSBT_C at 25 °C 
and 100 °C.  
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DC & RF Performance And TID Response Of NMOSFET vs PMOSFET 
DC Performance of PMOSFETs Vs. NMOSFETs 
The Id-Vg characteristics of NMOSFB_B and PMOSFB_D at 25 °C and 100 °C are 
shown in Fig. 5.32. Both the transistors have the identical device parameters. The drain 
current of PMOSFET is less than that of NMOSFET since the mobility of holes is less 
than that of electrons. As a result, for equal sized transistors, the Id-Vg characteristics of 
PMOSFET is lower than NMOSFET. At elevated temperatures, the drain current is 
higher than the current at 25 °C for low gate bias and lower than current at 25 °C for high 
gate bias. The gm-Vg characteristics follow Id-Vg with gm of PMOSFB_ D less than 
NMOSFB_B as shown in Fig. 5.33. 
 
RF Performance of PMOSFET vs. NMOSFET 
Since the gm of PMOSFB_D is less than that of NMOSFB_A, both the S21 and fT of 
PMOSFB_D is less than NMOFB_A at both 25 °C and 100 °C as shown in Figs. 5.34 
 
 
Fig. 5.32. Id-Vg of PMOSFB_D less than 
of NMOSFB_B at 25 °C at 100 °C since 
mobility of holes is less than that of 
electrons 
  
 
 
Fig. 5.33. gm-Vg of PMOSFB_D follows 
Id-Vg characteristics with gm of 
PMOSFB_D less than that of 
NMOSFB_B at 25 °C at 100 °C  
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and 5.35.  The maximum difference between the S21 and fT of PMOSFET and NMOSFET 
is 4 dB and 60 GHz. Due to its inferior RF performance, the PMOSFETs are typically not 
used in high frequency and high performance circuits (such as LNA or mixer). 
 
TID Response of PMOSFET Floating Body Devices 
Figs. 5.36 and 5.37 show the pre-irradiation and 500 krad(SiO2) Id-Vg and gm-Vg 
characteristics of PMOSFB_D with the drain biased at -1 V for 25 ºC and 100 ºC. There 
is less than 6% change in both the ON state and OFF state current at 100 °C. The gm of 
PMOSFB_D follows a similar trend, showing negligible change with TID. There is a 
threshold voltage shift of ~ 5 mV at 500 krad(SiO2) and 100 ºC and ~4 mV at 500 
krad(SiO2) and 25 ºC. While NMOSFB_B with identical device characteristics show a 
maximum degradation of 5.5X in the OFF state leakage and 0.8X in the ON state current, 
the PMOSFB_D shows relatively small degradation of 1.2X in OFF state and 0.94X in 
ON state current as depicted in Figs. 5.38a and 5.38b. 
 
 
Fig. 5.34. S21-Vg of PMOSFB_D and 
NMOSFB_B at 25 °C and 100 °C shows 
S21 of PMOSFB_D less than that of 
NMOSFB_B at both the temperatures. 
  
 
 
 
Fig. 5.35. fT. of PMOSFB_D and 
NMOSFB_B at 25 °C and 100 °C shows 
fT of PMOSFB_D less than that of 
NMOSFB_B at both the temperatures. 
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Due to negligible change in gm with TID, the RF performance metrics of PMOSFB_D 
such as S21 and fT also show negligible effects with TID as shown in Figs 5.39 and 5.40. 
The values of S21 and fT shows a maximum degradation of ~6 GHz and ~0.9 dB, 
respectively.  
 
 
 
Fig. 5.36. Comparison of pre-irradiation 
and 500 krad(SiO2) Id-Vg of PMOSFB_D at 
25 °C and 100 °C in log scale. There is 
very small (1.1 X) increase in OFF state 
leakage with TID. 
  
 
 
 
Fig. 5.37. Comparison of pre-irradiation 
and 500 krad(SiO2) Id-Vg of NMOSFB_A at 
25 °C and 100 °C in linear scale. There is 
very slight (4%) increase in ON state 
current with TID. 
  
 
 
Fig. 5.38a. Ratio of current at 
500krad(SiO2) to pre-irradiation as 
function of gate bias (from 0.3 V to 1 V) 
for PMOSFB_D and NMOSFB_B at 25 
°C and 100 °C. PMOSFB_D shows much 
less degradation than NMOSFB_B. 
  
 
 
Fig. 5.38b. Ratio of current at 500krad(SiO2) 
to pre-irradiation as function of gate bias 
only for ON condition (Vg > 0.3 V) for 
PMOSFB_D and NMOSFB_B at 25 °C and 
100 °C. PMOSFB_D shows less degradation 
in ON state current than NMOSFB_B. 
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Summary 
Based on these results, the DC and RF parameters of PMOSFB_D show less 
sensitivity to TID than NMOSFB_B. As discussed earlier, the main mechanism 
responsible for degradation in the NMOSFET is charge trapping in the STI. In contrast to 
the NMOSFETs, the hole trapping in the STI of PMOSFETs increases the threshold 
voltage of the sidewall transistor, causing it to be less sensitive to TID. Moreover, the 
TID-induced degradation of gate-oxide in PMOSFETs can be smaller than in 
NMOSFETs due to built-in electric field [Sim13] [Grif10]. 
High performance RF circuits prefer to use NMOSFETs due to their better drive 
current and switching speed than PMOSFETs. However, PMOSFETs show lower flicker 
noise (1/f noise) when compared to NMOSFETs [Ken02]. Flicker noise arises due to the 
carriers forming the channel in a MOSFET with the Si-SiO2 interface. The conducting 
channel in PMOSFET is more deeply situated from the Si-SiO2 interface than the 
NMOSFET where it is positioned close to the interface. As a result, there exist a RF 
performance trade-off between current drive and noise performance of PMOSFETs.  
 
 
Fig. 5.39. Comparison of pre-irradiation 
and 500 krad(SiO2) S21 of PMOSFB_D 
at 25 °C and 100 °C. 
  
 
 
Fig. 5.40. Comparison of pre-irradiation and 
500 krad(SiO2) fT of PMOSFB_D at 25 °C 
and 100 °C.  
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Hence, PMOSFETs tends to be used in low noise/low gain RF applications. Radiation 
experiments show the PMOSFET to be less sensitive to TID than an NMOSFET (both 
devices with identical parameters). This adds additional benefit in using PMOSFET 
based designs and be potentially used in low noise and high radiation performance 
RFICs. 
 
Conclusion 
This chapter presents the effect of TID on DC and RF parameters of different 
transistors fabricated in an IBM 45 nm CMOS SOI process. Four different types of 
transistors are used in this study, floating-body NMOS with 12 fingers, floating-body 
NMOS with 24 fingers, body-tied NMOS with 24 fingers and floating-body PMOS with 
24 fingers. The floating-body NMOS transistors show highest sensitivity to TID with 
higher degradation with increasing number of fingers. Both the body-tied NMOS 
transistor and floating-body PMOS transistor show negligible degradation when 
compared to floating-body NMOS transistor. All the transistors display enhanced 
degradation at elevated temperature. This is implies that the RFIC designers should 
consider the combined effects of temperature and TID when characterizing the reliability 
of circuits used in radiation rich environment. 
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CHAPTER VI 
MODELING THE EFFECTS OF TID ON RF TRANSISTORS  
 
Introduction 
With increase in complexity due to ever-decreasing device sizes of the modern day 
electronic components, their enhanced sensitivity to the radiation environment remains a 
greater source of concern. Simulators play a vital role in understanding the interactions 
between bombarding energetic particles and semiconductor devices. The simulation of 
radiation effects on integrated circuits (ICs) is generally performed using circuit 
simulators using transistor-level model expressions [Kle84], [Hua04]. Behavioral-level 
models (when compared to transistor-level models) often result in improved simulation 
cost and time while sacrificing accuracy [Cha96], [Jag10]. With the advent of modern 
circuit (SPICE-like) simulators, transistor-level models can be combined with behavioral-
level models tapping the benefits of both methodologies. 
The elevated cost of radiation testing of test structures and ICs suggest an alternative 
approach based on simulation and compact modeling methodologies [Lad07]. Modeling 
the deleterious impact of TID on ICs fabricated in advanced CMOS technologies requires 
understanding and analyzing the basic mechanisms that result in build-up of radiation-
induced defects in specific sensitive regions as discussed in chapter IV. These defects can 
result in increased leakage current, threshold voltage shifts, mobility degradation in a 
nanoscale CMOS transistor [Lac03], [Bar05], [Jag13]. It is important to accurately 
capture these TID induced transistor level degradation in compact models.  
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This chapter briefly illustrates the existing compact modeling techniques to model 
TID degradation in devices and circuits and concludes with the modeling methodology 
followed in this work by using the TID data on fabricated test structures presented in 
chapter V.  
Compact modeling techniques 
There has been a lot of previous work on compact modeling of TID effects [Tur04], 
[Pet09], [Mik07], [Mi07], [Coc09], [Gor11]. These techniques are based on different 
levels of abstraction, right from the device-level to the behavioral level. [Tur04] and 
[Pet09] uses A TCAD tool (device-level) to simulate the effects of TID on individual 
transistors or a small circuit. The transistor-model parameters are extracted based on 
these simulations. The advantage of using this technique is the high-level of accuracy in 
the results. The drawbacks of using device-level techniques are, (1) the TCAD 
simulations generally consume a long time, (2) the TCAD models (based on process 
parameters) for a particular technology needs to be available and (3) the parameter 
extraction needs to done for each dose level (cannot be interpolated) making it 
computationally inefficient.  
[Mik07], [Mi07], [Coc09], [Gor11] combines transistor-level modeling with 
behavioral-level modeling (using VHDL-AMS or Verilog-AMS). The advantage of using 
this combined technique is the decreased simulation time. The main drawback in [Coc09] 
is the inability to model the bias dependence of TID degradation. Thus, the radiation 
induced mismatch (for example, in a differential pair) cannot be identified using this 
technique. [Mik07], [Mi07], [Gor11] present bias-dependent degraded parameter-
modeling approaches for CMOS technologies. These modeling approaches are generally 
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more complex than the transistor-level parameter degradation modeling. Fig. 6.1 shows 
the modeling procedure used in [Mik07]. 
 
Transistor-level modeling of TID degradation 
The fundamental requirement of a compact modeling process is the availability of 
TID data on the transistor behaviors. These are typically obtained from TID experiments 
on test structures. The compact models are built so that they capture radiation-induced 
degradation of transistor behaviors. This section will discuss the methods used to model 
the degradation at the transistor level.  
The parameters of the SPICE-level transistor-model (BSIM or BSIMSOI) define the 
operation of a device. By changing these parameters, the degraded transistor behavior can 
be accomplished at the transistor level. Mathematical functions can be used to represent 
the transistor parameter’s dependence on TID.  
 
    
 
Fig. 6.1 Flow diagram of modeling technique used in [Mik07]. 
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Compact modeling of specific behaviors 
Typically, the effect of TID on MOS transistors manifests as one or more of the 
following: increase in leakage, shift in threshold voltage, degradation in carrier mobility, 
and change in sub-threshold slope [Lac03], [Bar05]. This section provides a brief 
discussion about modeling the degradation of these behaviors. 
Increased leakage: In modern MOS transistors, the main mode of TID induced 
leakage is due to the trapped charges in the STI [Lac03], [Bar05]. This increased leakage 
is modeled by introducing an additional parasitic transistor in parallel with the actual 
transistor [Tu94] as shown in Fig. 6.2. The additional leakage device can be implemented 
either in the SPICE level or behavioral level (VHDL-AMS, Verilog-A etc). The bias 
dependence of the leakage can also be captured by adding bias as one of the variables in 
the added device. The leakage current is modeled at the transistor-model level (BSIM) in 
[Zeb09], [Gor11].  
   
 
 
Fig. 6.2 Leakage transistor placed in parallel with the actual transistor to model 
increased leakage due to TID [Tu94]. 
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Modeling the leakage current by adding an ideal diode as a lumped element approach 
is described in [Kau06]. The ideal diode equation (also called the Shockley ideal diode 
equation to express the I-V characteristic is given by 
                                             I = IS eVD/(nVT)  - 1                                                  (6.1) 
where, I represents the current through the diode, VD is the voltage across the diode, IS is 
the saturation current, VT is the thermal voltage and n is the ideality factor that depends 
on manufacturing process, semiconductor material etc. In the “leakage diode” 
(implemented as a behavioral model in Verilog-A), the saturation current is made a 
function of TID level to model the TID dependence of the leakage current.  
 
Threshold voltage shift: The threshold voltage shift due to TID can be implemented in the 
transistor-level model by making the threshold voltage parameter (VTHO) a function of 
TID in the BSIM Verilog-A model [Gor11]. Another method is to add a voltage source 
     
 
Fig 6.3 Threshold voltage shift modeled by adding voltage source at the gate and 
leakage current modeled by adding diode parallel to transistor [Kau06]. 
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(implemented in Verilog-A) in series with the gate terminal to model the threshold 
voltage shift in [Kau06] as shown in Fig. 6.3. 
 
Compact modeling methodology in this work 
The parameters of the SPICE-level transistor-model (BSIM) are useful in 
characterizing the operation of a device. The degraded response can be captured at the 
transistor level by changing these parameters. As stated, compact modeling requires 
experimental data from TID characterization of test structures (transistors). Measured 
data from radiation experiments on devices fabricated in an IBM 45 nm CMOS SOI 
process (from chapter 5) was used to develop TID-aware compact models. The two 
principal effects of TID on the device response are, change in VTH and decrease in slope 
of the drain current. The model parameters of the BSIM model [BSIM05] of the 
MOSFETs that affect the above-mentioned behaviors were identified and calibrated to 
measured single-device TID degraded parameters extracted from the test-chip. The TID-
aware compact models thus developed can be used to design RF circuits to determine the 
effects of TID on its performance. The four devices selected to characterize TID effects 
Table 6.1 Test structures used for TID characterization  
 
Name Device Type Body Width Length Fingers 
NMOSFB_A NMOSFET  Floating 24 µm 56 nm 12 
NMOSFB_B NMOSFET  Floating 24 µm 56 nm 24 
NMOSBT_C NMOSFET  Body-tied 24 µm 56 nm 12 
PMOSFB_D PMOSFET Floating 24 µm 56 nm 24 
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in this work are shown in table 6.1. NMOSFB_A is used as an example device to 
showcase the compact modeling process.  
Compact model of NMOSFB_A 
TID experiment results at two different temperatures (25 °C and 100 °C) of 
NMOSFB_A are presented in Chapter 5. The threshold voltage decreases linearly with 
TID at both temperatures with maximum of 20 mV and 10 mV at 25 °C and 100 °C 
respectively. The slope of ON state drain current also decreases linearly with TID with 
maximum degradation of ~0.9X and ~0.8 X at 25 °C and 100 °C respectively.  
The model parameters of BSIMSOI model of the NMOS transistor that affects the 
above-mentioned behaviors were identified as VTH0 and ADIFF.  In the BSIMSOI NMOS 
transistor model, the threshold voltage is calculated by the following equation [BSI10]: 
   VTH = VTH0 + 
KVTH0
Kstress_VTH0
𝐼𝑛𝑣!" + 𝐼𝑛𝑣!" − 𝐼𝑛𝑣!"#$% − 𝐼𝑛𝑣_𝑠𝑏𝑟𝑒𝑓   (6.1) 
where, VTH0 is the threshold voltage parameter from the transistor model library, KVTH0 
and Kstress_VTH0 are effects of stress on the threshold voltage and Inv_sa and Inv_sb are 
related to the shallow trench isolation effect (also called length of diffusion (LOD) effect) 
on the threshold voltage. From 6.1, it can be seen that the change in threshold voltage of a 
transistor can be achieved by adding a variable that is a function of TID to VTH (VTHNEW 
= VTH + VTHTID).  
The NMOS transistor current from the BSISOI model is given by the following 
equation [BS10]: 
                                   Ids = 
IDS0
1+RdsIds0Vdseff
1 +   Vds  - Vdseff
VA
                     (2.2) 
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                                                  β=  µeff Cox 
Weff
Leff
                                      (6.3) 
                         Ids0 = βVgsteff
1 − 𝐴bulk Vdseff2(Vdseff + 2vt Vdseff
1+ VdseffEsatLeff
                 (6.4) 
where, Vdseff is the effective source-drain bias, Rds is the source/drain series resistance, 
µeff is the effective mobility, Esat is the critical electrical field at which the carrier velocity 
becomes saturated and VA accounts for channel length modulation and drain-induced 
barrier lowering.  
By the changing the value of β (to βNEW = β × βTID), the slope the current can be 
changed. The value of βTID captures the dependence of slope of the ON state drain current 
degradation with TID to model the Id-Vg characteristic at each dose level tested.  
Table 6.2 shows the equation for VTHTID and βTID to model the TID induced 
degradation of threshold voltage and slope of Id-Vg characteristics of NMOSFB_A. Figs. 
6.4 – 6.7 shows the Id-Vg and gm-Vg characteristics of the compact model at pre-
irradiation and 500 krad(SiO2) compared to the measured data from TID experiments on 
NMOSFB_A. A good agreement between the experiments and simulation is achieved at 
all the TID levels. 
Table 6.2 Equations to model TID degradation of threshold voltage and slope of drain 
current of NMOSFB_B for TID up to 500 krad(SiO2) 
 
Temperature VTHTID = VTH(TID) – VTH(pre-rad) 
βTID = Slope of Id-Vg (TID) 
        Slope of Id-Vg (pre-rad) 
25 °C -3.91×10-2 TID – 4.76×10-2 -4×10-4 TID + 1 
100 °C -1.67×10-2 TID – 9.52×10-2 -5×10-4 TID + 1 
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Figs 6.8 and 6.9 compares measured and simulated fT of NMOSFB_A for pre-
irradiation and 500 krad(SiO2) at 25 °C and 100 °C. The drain of the MOSFET is biased 
at 1 V. The simulation does not include post layout parasitics. The cut-off frequency is 
sensitive to gate to source and gate to drain routing capacitance. As a result, the simulated 
fT is higher than measured values. However, the degradation in fT (ΔfT) between the pre-
irradiation and 500 krad(SiO2) matches well between the simulation and measurement. At 
25 °C, simulated fT shows a maximum degradation of 48 GHz at 500 krad(SiO2) when 
 
 
Fig. 6.4. Comparison of experiment and 
simulation Id-Vg for pre-irradiation and 500 
krad(SiO2) of NMOSFB_A at 25 °C. 
  
 
  
 
 
Fig. 6.5. Comparison of experiment and 
simulation Id-Vg for pre-irradiation and 500 
krad(SiO2) of NMOSFB_A at 100 °C.  
  
 
 
Fig. 6.6. Comparison of experiment and 
simulation gm-Vg for pre-irradiation and 500 
krad(SiO2) of NMOSFB_A at 25 °C  
  
 
 
 
Fig. 6.7. Comparison of experiment and 
simulation gm-Vg for pre-irradiation and 500 
krad(SiO2) of NMOSFB_A at 100 °C  
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compared to pre-irradiation while measurement results shows maximum degradation of 
40 GHz. At 100 °C, simulated fT shows a maximum degradation of 62 GHz at 500 
krad(SiO2) when compared to pre-irradiation while measurement results shows maximum 
degradation of 60 GHz. 
 
Fig 6.10 illustrates the test-bench used for simulating S-parameters. The gate and 
drain terminals of the transistor is connected to RF ports using coplanar waveguides with 
characteristic impedance of 50 Ω. The RF ports are used to define the input and output 
impedance (of 50 Ω) mimicking the input and output pads. The Cadence RF Spectre SP 
analysis is used to simulate the S-parameters of the design. 
Fig 6.11 compares the pre-irradiation measured S-parameters with Spice simulations 
at 25 °C. The frequency range considered is 10 MHz to 50 GHz. The measured S-
parameters are post de-embedded for pad and interconnect parasitics. There is a good 
agreement between the measured and Spice simulations.  
 
 
 
Fig. 6.8. Comparison of measured and 
simulated fT of NMOSFB_A for pre-
irradiation and 500 krad(SiO2) at 25 °C. 
Simulation does not consider post layout 
parasitics. 
 
 
 
Fig. 6.9. Comparison of measured and 
simulated fT of NMOSFB_A for pre-
irradiation and 500 krad(SiO2) at 100 °C. 
Simulation does not consider post layout 
parasitics. 
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 Figs 6.12 and 6.13 compares the simulated S21 with measured values for pre-
irradiation and 500 krad(SiO2) at 25 °C and 100 °C. The DC and RF simulations using 
TID-aware compact models show good agreement with measured results.  
 
 
Fig. 6.11. Comparison of simulated S-parameters with measurements results at 25 °C 
show good agreement between the two. 
  
 
Fig. 6.10. Test-bench to simulate transistor S-parameters  using SP analysis. 
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The DC and RF characteristics of TID-aware compact model of NMOSFB_A 
matches well with the measured data. The other devices that were used in experimental 
characterization process (NMOSFB_B, NMOSBT_C, PMOSFB_D) were modeled for 
TID degradation in similar manner.  
 
Significance Of Transistor Level TID Degradation  - PVT Space Analysis 
Variation in process, voltage and temperature is one of the critical design concerns for 
RFIC designers. Typically, designers ensure the design meets the performance 
specifications across all the PVT corners in order to maximize the parametric yield. The 
3-dimensional space of a device or circuit parameter at all the PVT corners is referred as 
the PVT space. Simulators are used to determine the PVT space of a given parameter (for 
example, device parameters such as Id or gm, or circuit parameters such as VCO 
frequency and amplitude). Figs. 6.14 and 6.15 shows the PVT space of Id and gm of 
NMOSFB_B for drain voltage of 1 V. 
 
 
Fig. 6.12. Comparison of measured and 
simulated S21 of NMOSFB_A for pre-
irradiation and 500 krad(SiO2) at 25 °C.  
  
 
 
Fig. 6.13. Comparison of measured and 
simulated S21 of NMOSFB_A for pre-
irradiation and 500 krad(SiO2) at 100 °C. 
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The combination of fast process corner and -40 ºC results in the upper bound (best 
case condition) and slow process corner and 125 ºC results in the lower bound (worst 
case condition) of the PVT space. The figures also include the characteristics at (1) pre-
irradiation, (2) 500 krad(SiO2) and 25 ºC and (3) 500 krad(SiO2) and 100 ºC. The 
measured Id-Vg characteristics for (1) pre-irradiation and (2) 500 krad(SiO2) and 25 ºC are 
contained in the PVT space. But at 100 ºC, slow corner and 500 krad(SiO2), the 
degradation in Id causes the characteristics to fall outside the PVT space and can 
potentially cause circuit design failures (to meet specifications).  
The TID-induced parametric degradation of transistor behaviors at 25 °C may not be 
significant enough to concern RFIC designers since the standard practice is to design the 
circuit to operate reliably across the entire PVT space.  However, the combined effects of 
TID, process corner, and temperature can cause significant degradation resulting in 
transistor behaviors falling well below the PVT space as shown in Fig. 6.14 and 6.15. 
 
 
Fig. 6.14. PVT space of Id-Vg 
characteristics for NMOSFB_B. Id before 
irradiation and at 500 krad(SiO2) at 25 ºC 
are contained in PVT space. Id at 500 
krad(SiO2) and 100  ºC falls outside the 
PVT space. 
 
 
  
 
 
Fig. 6.15. PVT space of gm-Vg 
characteristics for NMOSFB_B with Vd = 
1 V. gm at before irradiation and at 500 
krad(SiO2) at 25 ºC are contained in PVT 
space. gm at 500 krad(SiO2) and 100 °C 
falls outside the PVT space.  
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This could potentially cause a major concern on the performance of RF circuits. As a 
result, it is critical for designers to characterize the combined effects of PVT corners and 
TID in order to completely qualify a circuit for space applications. 
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CHAPTER VII 
EXPERIMENT RESULTS ON TID DEGRADATION IN RF CIRCUITS 
 
Introduction 
Nano-scale CMOS device characteristics are highly sensitive to variations in process 
(P), supply voltage (V) and operating temperature (T). This makes the design of RF 
circuits in nano-scale CMOS technologies increasingly challenging to satisfy the 
performance specifications across all PVT corners. Typically, high-speed RF circuits 
work under strict performance guidelines and are designed to operate across the PVT 
corners in order to increase the parametric yield. A circuit can fail if the degradation due 
to TID causes its response to fall outside the acceptable PVT space. The previous chapter 
illustrated the impact of combined effects of process, temperature and TID on transistor 
behaviors causing it to fall below its PVT space. The transistor-level degradation can 
cause degradation in the performance of RF circuits. For example, the output frequency, 
amplitude and phase noise of a LC-VCO depends on the current flowing through the LC-
tank. Any degradation in the current can cause degradation in these parameters. In the 
case of LNA, the noise figure and impedance matching depends on the fT of the 
transistors. Radiation experiments showed the enhanced degradation in these transistor-
level parameters with increasing temperature suggesting the need to characterize RF 
circuits at elevated temperatures. 
 In this chapter, measured TID response of a 20.4 GHz quadrature LC-VCO at three 
different temperatures is presented. The VCO was designed to satisfy its performance 
specifications across the PVT corners and fabricated in an IBM 32 nm CMOS SOI 
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technology. Also, an analysis of the sensitivity of various VCO performance parameters 
to TID is provided. 
 
Quadrature LC-VCO In 32 nm CMOS SOI 
The complementary LC-VCO topology used in this work is shown in Fig. 7.1. The 
tank capacitance, CTANK is realized by using tunable (depletion mode NMOS varactors) 
and fixed (stacked metal) capacitors. LTANK is achieved using differential inductors to 
reduce area and improve Q value [Dan02]. Frequency tuning of the LC-tank is controlled 
externally by applying a bias on the VTUNE node. The cross-coupled NMOS (MN1 & MN2) 
and PMOS (MP1 & MP2) pairs are used to provide negative resistance to compensate for 
the parasitic losses in the LC-tank. The NMOS tail current source (MNTAIL) is used to 
 
 
Fig.  7.1. Schematic diagram of a complementary cross-coupled LC-VCO. 
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limit the current flowing through the tank, thereby limiting the power consumed by the 
VCO. Table 7.1 shows the target VCO specification based on published results on CMOS 
K-band VCO [Wan11], [Liu10], [Lin09], [Cha12], [Liu12].  
The design methodology followed in this work is given below. 
1) Power constraint: Calculate the bias current (IBIAS with respect to the supply 
voltage) to satisfy the maximum power consumption. 𝑃!"# =   𝑉!!  . 𝐼!"#$                                                                          (7.1) 
2) QIND: Design/choose the inductor (LTANK) size, width, spacing, length, number of 
turns such as to maximize Q at 20.4 GHz. 
3) CTANK: Calculate CTANK such that  𝑓! =    12𝜋 𝐿!"#$𝐶!"#$                                                                           (7.2) 
            where fO is 20.4 GHz. 
4) gTANK: Calculate/simulate parasitic tank conductance (gTANK) as the sum of 
inductor and capacitor conductance as 𝑔!"#$ =   𝑔!"# +   𝑔!"#                                                                       (7.3) 
5) Tank amplitude constraint: check whether the minimum oscillation amplitude 
requirement condition is met using 𝑉!"#$ =    4𝜋 𝐼!"#$𝑔!"#$                                                                           (7.4) 
Table 7.1 Performance Metrics of 20.4 GHz Quadrature LC-VCO [10-14] 
 
Frequency 
 
Min Phase noise Max 
Power  
Tuning 
range 
Minimum 
Swing 
Supply  
20.4 GHz -90 dBc at 1MHz offset 12 mW 2 % 50 mV 1 V 
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6) Oscillation tuning range: Calculate amount of variable capacitor (varactor) needed 
to satisfy minimum tuning range requirement.                        12𝜋 𝐿!"#$𝐶!"#$,!"#   ≤ 𝑓!   ≤    12𝜋 𝐿!"#$𝐶!"#$,!"#                                   (7.5) 
7) VCO start-up condition: For the oscillations to start-up, the transconductance of 
cross-coupled devices must be greater than parasitic conductance (losses) of the 
tank. In order to satisfy this across all PVT corners, a safety margin (αSTARTUP) of 
5 was used in the design. 𝑔!"#$%& =   𝛼!"#$"%&  .𝑔!"#$,!"#                                                                      (7.6) 
8) Sizing the cross-coupled pairs: calculate the sizes of the cross-coupled pairs to 
such that the total gm (gm,p + gm,n) equals gACTIVE. The PMOS and NMOS cross-
coupled transistors are designed to match their respective gm.  𝑔!,! =   𝑔!,! =   𝑔!"#$%&4                                                                                                       (7.7) 
9) Sizing the current source: Select a large transistor (width of hundreds of µm) to 
reduce the flicker noise arising from the current source. Bias the current source 
to satisfy the IBIAS requirement from step 1. 
 
The quadrature LC-VCO is implemented using a parallel-coupled quadrature 
oscillator technique shown in Fig. 7.2 [Rof96]. It utilizes two LC oscillators coupled 
using four NMOS transistors. The four outputs QP, QN, IP and IN oscillate at the same 
frequency and are in quadrature (90° phase difference) if the LC oscillators are perfectly 
matched. Hence, the two LC oscillators were designed to be symmetrical with matched 
parasitic components (less than 10 fF (< 0.4% difference in layout parasitics from 
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parasitic extraction). Four probe pads (with 50 Ω impedance), one for each quadrature 
output, were used to measure the output characteristics of the VCO off-chip. The pads if 
connected directly to the VCO output nodes can significantly load the VCO and cause 
degradation in Q of the tank. This can at very least, deteriorate the output power and 
phase noise of the VCO signal, and if significant enough, can also result in the failure to 
oscillate.  Hence, current-mode logic (CML) buffers were used to decouple the VCO 
from the pads and were designed to drive (and match to) 50 Ω loads. Fig. 7.3 shows the 
layout of the VCO core with current-mode logic (CML) buffers. The total area occupied 
by VCO core is 220 µm × 220 µm. 
The layout parasitics of the quadrature VCO with CML buffers and pads were 
extracted using Cadence layout parasitic extraction tool. The layout parasitics (resistance, 
inductance, capacitance) can considerably degrade the performance (frequency, output 
power and phase noise) of the VCO. The tank capacitance/inductance was adjusted in 
order to incorporate these additional parasitics into the overall CTANK and LTANK. Also, it 
zz  
 Fig. 7.2. Schematic diagram of quadrature LC-VCO using two LC-tanks. 
 124 
must be noted that the Q of the CTANK and LTANK can degrade due to these additional 
parasitics. The decrease in Q is mainly attributed to the parasitic resistance and 
capacitance at the inductor nodes due to metal routing/interconnects. Hence, standard 
layout techniques to avoid degradation of Q were followed. The design iterations (step 2-
9) were carried out repetitively until all the performance requirements of the VCO 
specified in table 7.1 were successfully satisfied. The goal of this study was to design a 
VCO satisfying these requirements in order to characterize its TID response. Hence, no 
 
 
Fig. 7.3. Layout of quadrature VCO with CML buffers in IBM 32 nm CMOS SOI 
process. 
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optimization techniques (for example, minimizing the phase noise or the power 
consumption) were utilized. 
 
Simulation Of Pre-irradiation VCO Performance 
Fig 7.4 shows the post-layout simulation of the quadrature output signals at the output 
pads at the typical corner and 25 °C. The amplitude (peak to peak) of the output signals is 
320 mV (3.1 dBm) at the frequency of 20.4 GHz.   
 
 
Fig.  7.4. Simulated quadrature signals at the pads show 320 mV peak-peak amplitude  
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Fig 7.5 shows the phase noise of the VCO operating at the center frequency of 20.4 
GHz as function of offset frequency. The VCO shows a phase noise of -101 dBc/Hz at 1 
MHz offset from the center frequency. 
Table 7.2 shows the simulated VCO performance parameters at different PVT 
           
 
Fig.  7.5. Simulated phase at nominal corner and 25 °C shows -101 dBc/Hz at 1 MHz offset  
Table 7.2 Simulated VCO Performance at different Process and Temperature Corners 
 
 Power (mW) 
Frequency 
(GHz) 
Amplitude 
(V) 
Phase noise 
(dBc at 1 MHz 
offset) 
VSUPPLY 
(V) 
VTUNE 
(V) 
Nominal, 25 
°C corner 10.5 20.4 0.32 -101 1 0.5 
Slow, 25 °C 
corner 9.8 20.4 0.21 -98.5 1 0.22 
Slow, 100 
°C corner 9.9 20.4 0.18 -99 1 0.15 
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corners. 100 °C and slow process corner resulted in the worst-case performance of the 
VCO. However, the VCO was able to meet all its performance requirements across the 
process and temperature corners considered. 
 
Pre-irradiation Experimental Details 
The VCO core consumes 12.2 mW from a 1 V supply at 36 ºC. Fig. 7.6 shows the 
measured pre-irradiation frequency spectrum of the VCO at a tuning voltage (VTUNE) of 
0.32 V. The VCO was operating at the ambient temperature of 25 °C and on-chip 
temperature of 36 °C. The measurements were performed with an HP 8592A spectrum 
 
 
Fig.  7.6. Measured output spectrum of the VCO with center frequency of 20.4 GHz 
operating at 36 ºC. 
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analyzer. The losses in the cable and connectors were calibrated to be ~4 dB. The 
measurement losses were compensated to calculate the output power of the VCO. The 
output power of the VCO is 0.1 dBm at the center frequency of 20.4 GHz. The phase 
noise at 1 MHz offset from 20.4 GHz is -99 dBc/Hz. 
Fig. 7.7 shows the measured frequency tuning range as a function of VTUNE at 36 ºC, 
75 ºC and 100 ºC. At 36 ºC, the frequency tuning range is 20.72 GHz to 20.11 GHz (3%) 
with average VCO gain (KVCO) of 610 MHz/V. The frequency decreases with increasing 
temperature due to the decrease in Q of LTANK (due to an increase in series resistance of 
the inductor) with temperature [Tan04], [Bru09]. The required center frequency of 20.4 
GHz is achieved with VTUNE values of 0.32 V, 0.16 V and 0.1 V at 36 ºC, 75 ºC and 100 
 
 
Fig. 7.7. Measured frequency tuning range as a function of tuning voltage at 36 ºC, 75 ºC 
and 100 ºC. The VCO can be tuned to operate at the required frequency of 20.4 GHz at 
elevated temperatures. The required center frequency of 20.4 GHz is achieved with VTUNE 
values of 0.32 V, 0.16 V and 0.1 V at 36 ºC, 75 ºC and 100 °C. 
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ºC, respectively. As specified, the VTUNE (biasing voltage applied to the varactor in order 
to tune the VCO to a particular frequency) can be externally applied using DC probes.  
Fig. 7.8 shows phase noise at 1 MHz offset from the VCO output frequency as a 
function of tuning voltage. The Q of LC tank varies with tuning voltage causing the 
output power and the phase noise to vary with VTUNE. The phase noise shows little 
dependence on temperature and the variation over the tuning voltage range is less than ± 
3.5 dB. At 100 °C, the VCO needs to be tuned to a lower bias (0.1 V) than at 36 °C (0.32 
V). From Fig 7.8 it can be observed that the phase noise decreases with decreasing 
VTUNE.  As a result, at 100 °C, the tuned VCO (operating at 20.4 GHz) exhibits lower 
phase noise (-103 dBc/Hz) than when operating at 36 °C (-99 dBc/Hz).  
 
 
Fig. 7.8. Measured phase noise at 1 MHz offset from the VCO center frequency as a 
function of tuning voltage at 36 ºC and 100 ºC. For the VCO operating at 20.4 GHz, 
the phase noise was approximately -99 dBc/Hz and  -103 dBc/Hz at 36 ºC and 100 ºC, 
respectively. The phase noise shows little dependence on the temperature. 
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To compare the performance of the VCO with previously published K-band VCOs, 
the most commonly followed FOM is used and described by (7.8).  
             VCOFOM= ζ(foffset) - 20log
fO
foffset
 + 10log
PDC1  𝑚𝑊          (7.8) 
where ζ(foffset) is the phase noise at a frequency offset of foffset from the center frequency of 
fo,. PDC is the DC power consumed by the VCO core in mW. The VCO shows tradeoff 
between the phase noise and power consumption. While increasing the current flowing in 
the tank decreases the phase noise (in the current-limited regime), it increases the power 
consumption. In the voltage-limited regime, the increase in current does not result in 
improved phase noise performance since the signal power (RF power) saturates due to 
the inherent nonlinearities and voltage headroom. However, it still increases the power 
consumption. 
Table 7.3 Performance Comparison with Previously Published CMOS K-band VCOs 
 
Reference Technology Frequency (GHz) 
Tuning 
range 
Phase noise @ 1 
MHz offset 
(dBc/Hz) 
PDC 
(mW) 
VSUPPLY 
(V) 
FOM 
(dBc/Hz) 
[21] 180 nm 21.6 6.25% -101.75 45 2.2 V -171.9 
[22] 180 nm 19 4.5% -110 54 1.8 V -178.3 
[23] 130 nm 23 1.5% -109.5 10 1 V -187 
[24] 130 nm 24 9.5% -113 3 0.6 V -196 
[25] 90 nm 19.9 3% -96 1 1.1 V -181 
This 
work 32 nm SOI 20.4 3% -99 12.8 1 V -176 
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A VCO is considered to perform better with a more negative or higher absolute value 
of FOM. Table 7.3 shows the performance comparison of some recently published 
CMOS K-band VCOs. 
TID Experiment Details 
TID experiments were performed with an ARACOR 10-keV X-ray source at a dose 
rate of ~30 krad(SiO2)/min. The VCO was biased to oscillate during irradiation and the 
measurements were made in-situ. The radiation experiments were conducted for three 
sets of on-chip temperatures (36 ºC, 75 ºC, 100 ºC). For each set, both the TID 
irradiations and VCO measurements were performed at the same temperature. At each 
temperature, the VCO performance was measured at five different TID levels (100 
krad(SiO2) – 500 krad(SiO2)).  
At least three different ICs were used for irradiation for each temperature dataset to 
check for the variability in measurements. The radiation tests yielded almost identical 
results (with < 1% difference in the measured parameters between experiments). The 
temperature on the test chip was precisely controlled using a resistive heater (Lakeshore 
PT-111 RTD) and a temperature controller (Lakeshore 331). Additionally, a temperature 
gun infrared thermometer was also used to measure the temperature on the IC. For each 
TID level, the measurements were repeated multiple times to increase the confidence in 
the measurements. 
 
TID EXPERIMENTAL RESULTS 
TID causes (1) degradation in ON and OFF state drain current and (2) shift in 
threshold voltage of nanoscale CMOS transistors [Mad09], [Aro11], [Jag13]. The 
 132 
decrease in ON state current can directly lead to performance degradation of RF circuits. 
TID experiments at three different temperatures on the 20.4 GHz quadrature VCO shows 
degradation in DC current flowing through the VCO core as shown in Fig. 7.9. 
The decrease in bias current with TID is due to mobility degradation caused by 
formation of interface traps [Fle13]. The bias current degradation is enhanced at elevated 
temperature due to increase in number of interface traps with increasing 
temperature [Sha98]. These results are consistent with measured TID data on NMOS and 
transistors fabricated in 45 nm CMOS SOI process discussed in chapter 6. 
 
 
Fig. 7.9. Measured average DC current flowing in VCO core as a function of TID at 
36 ºC, 75 ºC and 100 ºC shows degradation in the tank current with increasing TID. 
The degradation in the current flowing in the LC-tank increases at elevated 
temperature due to increase in formation of interface-traps at elevated temperature. 
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Fig. 7.10 shows the VCO output frequency as a function of TID at 36 ºC, 75 ºC and 
100 ºC. At each temperature, the VCO was tuned at a constant bias (VTUNE) of 0.32 V. 
The oscillation frequency decreases with TID. The degradation in frequency is enhanced 
at elevated temperatures with 100 ºC having the worst-case degradation of 630 MHz at a 
dose of 500 krad(SiO2) from the pre-irradiation value.  
The dependence of oscillation frequency on the bias current is explained as follows 
[Tin06]. Fig. 7.11 shows the generalized representation of  LC-VCOs. Here, Y represents  
the LC-tank admittance and Ya represents the admittance of the active device that 
compensates for the losses in the tank. 𝑌 =   𝐺 +   𝑗𝐵                                                                      (7.9) 𝑌! =   𝐺! +    𝑗𝐵!                                                                  (7.10) 
 
 
Fig. 7.10. Measured VCO output frequency as a function of TID at 36 ºC, 75 ºC and 
100 ºC shows degradation in the VCO output frequency with increasing TID. The 
degradation is enhanced at elevated temperatures. 
 
 134 
Barkhausen condition for oscillations in steady-state states that the total phase shift 
around the feedback loop should be zero. This implies 𝐵! +   𝐵 =   0                                                                        (7.11) 
For an ideal LC-tank based oscillator (without any parasitic losses), the oscillation 
frequency (ωOSC) is equal to the resonant frequency (ωO). However, in practical 
oscillators, this is not true due to the losses in the LC-tank. The admittance of the 
resonator with respect to the series resistance of the inductor (RL) and capacitor (RC) is 
given by 
𝑌 =    1𝑗𝜔𝐿 +   𝑅! +    11𝑗𝜔𝐶 +   𝑅!   = 𝐺 + 𝑗𝐵                                          (7.12) 
where G and B in terms of L, C, RL, RC is given by  
𝐺 =    𝑅!𝑅!! + 𝜔!𝐿!  +    𝑅!𝑅!! + 1𝜔!𝐶!                                                   (7.13𝑎) 
𝐵 =    −𝜔𝐿𝑅!! + 𝜔!𝐿!  +    1𝑗𝜔𝐶𝑅!! + 1𝜔!𝐶!                                                   (7.13𝑏) 
 
 
Fig. 7.11. Representation of LC-tank based oscillators in terms of admittance and RLC. 
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If the compensation circuit provides pure negative resistance (of –R), then Ba is zero. 
The loop phase condition (7.11) implies B is also equal to zero. 
𝐵 =    − 1𝜔𝐿1+ 1𝑄!!  +   
𝜔𝐶1+ 1𝑄!!   = 0                                                (7.14) 
here QL and QC denotes the quality factors of the tank inductor and capacitor respectively 
and are given by.  
𝑄! =   𝜔𝐿  𝑅!    ;     𝑄! =    1𝑗𝜔𝐶𝑅!                                             (7.15) 
Assuming both QL and QC are much larger than 1, then (7.14) reduces to  
𝜔!𝐿𝐶 =   1+ 1𝑄!! − 1𝑄!!                                         (7.16) 
As a result, the relationship between the oscillation frequency (ωOSC) and resonant 
frequency (ωO) is given by 
𝜔!"#! ≈ 𝜔!! 1+ 1𝑄!! − 1𝑄!!                                         (7.17) 
where the tank resonant frequency is set by the inductor and capacitor 
𝜔!! =    1𝐿𝐶 
(7.17) shows that the output frequency of the VCO differs from the  resonant frequency 
due to the losses in the inductor and capacitor. 
Assuming cross-coupled transistors provide negative impedance compensation for the 
tank losses, similar derivation can be done to find the relationship between ωOSC and ωO. 
𝜔!"#! ≈ 𝜔!! 1+ 1𝑄!! − 1𝑄!! +   𝐶!𝐶 1−    1𝑔!!! 𝑍!" !                                         (7.18) 
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here CP denotes the total capacitance at the source node of the NMOS cross coupled pair, 
gm2 denotes the NMOS (forming the cross-coupled pair) transconductance at second 
harmonic resonant frequency and Z2O is given by  
𝑍!! =    1  𝑗𝜔!𝐶!                                               (7.19) 
The gm2 of the NMOS increases with increase in current flowing in the tank. As a 
result, the VCO output oscillation frequency increases with increase in current flowing in 
the tank. As the oscillation frequency is a function of bias current and gm of cross-coupled 
pairs, the oscillation frequency decreases due to the TID-induced degradation in bias 
current and gm.  
 
 
Fig. 7.12. Measured VCO output power as a function of TID at 36 ºC, 75 ºC and 100 
ºC. The output power decreases with increase in TID due to the degradation of current 
flowing in the tank. The output power shows higher degradation at elevated 
temperatures.  
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Fig. 7.12 shows the VCO output power as a function of TID at three different 
temperatures (36 °C, 75 °C, 100 °C). In the case of complementary VCO, the oscillation 
amplitude is directly proportional to the bias current (∝ IBIAS×4/π), thereby causing 
output power to be directly dependent on bias current. Thus any degradation in bias 
current causes a reduction in VCO output power. The degradation in the bias current of 
CML buffers can also affect the output power. Since the CML buffers use smaller 
transistors (< 12X) than the VCO, the overall response is assumed to be dominated by 
degradation in the VCO core. At 100 ºC and 500 krad(SiO2), the output power degrades 
by 4.3 dB from its pre-irradiation value. 
Fig. 7.13 shows the phase noise at 1 MHz offset as a function of TID at 36 ºC, 75 ºC 
and 100 ºC. The phase noise degrades with increase in TID at all three temperatures. The 
 
 
Fig. 7.13. Measured VCO phase noise at 1 MHz offset from the center frequency as a 
function of TID at 36 ºC, 75 ºC and 100 ºC. The phase noise increases with TID and 
shows higher degradation at elevated temperature. At 100 °C, the phase noise increased 
by 6 dB from pre-irradiation to 500 krad(SiO2). 
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phase noise of a complementary cross-coupled VCO depends on (1) tank amplitude (i.e. 
VCO output power) and (2) rise time and fall time symmetry (matching of NMOS and 
PMOS cross-coupled pairs) [Haj98]. The NMOS and PMOS pairs were designed to have 
matching current drive in the fabricated VCO. After TID exposure, differences in 
threshold voltage shifts are typically observed for NMOS and PMOS transistors [Jag13]. 
Hence, TID can cause asymmetry in the rise and fall times, thereby increasing the phase 
noise. The phase noise also increases due to degradation in output power. The maximum 
increase in phase noise is 6.1 dBc/Hz at 100 ºC and 500 krad(SiO2). 
Fig. 7.14 shows the frequency tuning curves of the VCO as a function of TID at 36 
ºC. The frequency tuning range decreases with TID, with the worst-case value of 570 
MHz at 500 krad(SiO2). This can be seen from the figure where at higher TID, the tuning 
 
 
Fig. 7.14. Measured frequency tuning range as a function of TID at 36 ºC. The tuning 
curves intersect the 20.4 GHz line, suggesting the VCO can be retuned to operate at 
20.4 GHz at 36 °C. 
  
36 °C 
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curves start to saturate at lower VTUNE bias. This suggests that the TID slightly affects the 
C-V characteristics of the varactor. The worst-case degradation causes the tuning range to 
decrease to 20.43 GHz to 19.86 GHz at 500 krad(SiO2) from 20.72 GHz to 20.11 GHz at 
pre-irradiation. However, the required carrier frequency of 20.4 GHz is still within the 
frequency tuning range and can be achieved at VTUNE of 50 mV at 500 krad(SiO2).  The 
VCO shows a maximum degradation (from its pre-irradiation value) of 300 MHz at 500 
krad(SiO2) for tuning voltage of 0.3 V. 
Fig. 7.15 shows the phase noise at 1 MHz offset from the VCO output frequency as a 
function of VTUNE and TID at 36 ºC. The phase noise of the irradiated VCO follows the 
trend shown by pre-irradiation phase noise. It decreases with decreasing VTUNE for the 
TID range tested with a maximum of 6 dB decrease from 0.6 V to 0 V. The phase noise 
 
 
Fig. 7.15. Measured phase noise at 1 MHz offset from VCO output frequency as a 
function of VTUNE and TID at 36 ºC. The phase noise increases with TID across the 
whole tuning range. 
  
36 °C 
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increases with increasing TID across the whole tuning voltage range. The maximum 
increase in phase noise (from pre-irradiation value) is 4.5 dB at 500krad(SiO2) for VTUNE 
of 0.2 V. 
Fig. 7.16 shows the frequency tuning as a function of TID at 100 ºC. For TID of 100 
krad(SiO2), the VCO tuning curve intersects the 20.4 GHz frequency. However, the VCO 
tuning range curves fall below 20.4 GHz frequency for dose levels 200 krad(SiO2) and 
higher due to TID-induced degradation of VCO output frequency. This implies that the 
VCO fails to achieve its frequency specification of 20.4 GHz for doses greater than 200 
krad(SiO2). The VCO shows a maximum degradation of 630 MHz at 500 krad(SiO2) 
when compared to the pre-irradiation value for VTUNE of 0.6 V. Also, the tuning range 
reduces to 540 MHz from its pre-irradiation value of 610 MHz at 36 °C. Thus, while 
 
 
Fig. 7.16. Measured frequency tuning range as a function of TID at 100 ºC. Tuning 
curves for TID ≥ 200 krad(SiO2) do not intersect 20.4 GHz, suggesting the VCO 
cannot be retuned to 20.4 GHz. 
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VCO shows slight degradation in its performance at 36 °C at elevated temperature, the 
degradation is much more pronounced.  The VCO shows enhanced degradation in its 
performance due to the combined effects of temperature and TID.  
Fig. 7.17 shows the measured phase noise at 1 MHz offset from the center frequency 
as a function of VTUNE and TID at 100 °C. Again, the phase noise degrades across the 
entire tuning range. Also, the VCO shows higher degradation in phase noise at 100 ºC 
(maximum of 7 dB) than at 36 ºC (maximum of 4.5 dB) from its pre-irradiation value. 
 
 
Fig. 7.17. Measured phase noise at 1 MHz offset from VCO output frequency as a 
function of VTUNE and TID at 100 ºC. The increase in phase noise at 100 ºC is higher 
than at 25 ºC. 
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The VCO may exhibit frequency drift (from its center frequency) due to temperature, 
load, supply voltage, TID etc. However, when the VCO is used (as part of a PLL or 
directly) to provide a constant frequency (20.4 GHz in this case) it should be tunable to 
compensate for any frequency drift. Fig. 7.18 shows the phase noise curves for 36 ºC and 
100 ºC when VTUNE is adjusted to set the VCO output frequency at 20.4 GHz at each 
dose. The irradiation and tuning of the VCO has competing effects on phase noise. While 
TID causes an increase in phase noise across the entire tuning range, the frequency tuning 
causes improvement in phase noise since the VCO is tuned to lower bias to operate at 
20.4 GHz (phase noise of this VCO design decreases with decrease in VTUNE from Figs. 
7.14 and 7.16). At 100 ºC, the tuned phase noise is better than that at 36 ºC up to 100 
 
 
Fig. 7.18. Measured phase noise at 1 MHz offset as function of TID with VCO retuned 
to 20.4 GHz after radiation induced frequency degradation. 
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krad(SiO2), above which the VCO fails to operate (cannot be tuned) at its required 
frequency of 20.4 GHz indicating specification failure of the VCO. 
 
Conclusion 
This chapter presented the RF and TID experiment results on a 20.4 GHz quadrature 
LC-VCO fabricated in an IBM 32 nm CMOS SOI process. The VCO was designed to 
satisfy its performance requirements across different process corners (fast, typical and 
slow and temperature range (25 °C – 100 °C). The combined effects of temperature and 
TID results in degradation of VCO output frequency, amplitude and phase noise. The 
degradation in these parameters is enhanced at elevated temperatures causing the 
specification failures in the VCO. 
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CHAPTER VIII 
SIMULATION OF TID DEGRADATION IN RF CIRCUITS 
 
Introduction 
The TID-aware compact modeling methodology for MOS transistors was presented in 
chapter V. Ionizing dose experiments were conducted on MOSFETs fabricated in an IBM 
45 nm SOI CMOS technology. The Id-Vg characteristics indicated two main effects due to 
TID irradiations; increase in VTH and decrease in the slope of transistor drain current. 
These effects were modeled at the transistor level by transforming the BSIMSOI 
transistor model parameters to be a function of TID. The Spice simulations on the 
compact model indicated good fit with the experimental data. The main objective to 
develop TID-aware compact models was to utilize them to design RF circuits and 
simulate the performance degradation due to TID. This chapter presents the effects of 
TID on a K-band VCO and a LNA using TID-aware compact models.  
 
Simulation of TID effects on a 22 GHz LC-VCO using Compact models 
A 22 GHz complementary LC-VCO was designed using TID-aware compact models 
in an IBM 45 nm CMOS SOI technology. The VCO was designed to meet the 
Table 8.1 Performance Metrics of K-band LC-VCO  
 
Frequency 
 
Min Phase noise Max 
Power  
Tuning 
range 
Minimum 
Swing 
Supply  
20.4 GHz -90 dBc at 1MHz offset 12 mW 2 % 50 mV 1 V 
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performance requirements shown in table 8.1 across all process corners and for 
temperature range of  -45 °C to 100 °C.  The NMOS cross-coupled devices and the 
current source contained one and four NMOSFB_B (width = 24 µm, fingers = 24, length 
= 56 nm, body type = floating body) transistors connected in parallel, respectively. The 
PMOS cross-coupled devices used two PMOSFB_D (width = 24 µm, fingers = 24, length 
= 56 nm, body type = floating body) connected in parallel. Hence, the TID-aware 
compact models of NMOSFB_B and PMOSFB_D can be used to simulate the 
performance degradation of the VCO.  
 
 
 
 
Fig. 8.1. Simulated frequency tuning range for 25 °C & typical corner and 100 °C and 
slow corner. The VCO can be tuned to operate at 22 GHz in the worst-case corner. 
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PVT design space for the VCO design 
Figs. 8.1 and 8.2 show the frequency tuning range and phase noise at 1 MHz offset 
from the output frequency as a function of TID at 25 °C & typical process corner 
(nominal conditions) and 100 °C & slow process corner (worst-case condition). The 
circuit simulations show the tuning range of the VCO to be 680 MHz. The VCO is 
designed with a tuning range such that it can operate at 22 GHz even at 100 °C and slow 
process corner. The phase noise shows slight variation (± 2 dB) over the tuning range due 
to variation in Q of the LC-tank. The phase noise increases by 4 dB when VTUNE varies 
from 1 V to 0 V. 
In the BSIM library, the MOSFETs in the slow process corner are modeled by 
 
 
Fig. 8.2. Simulated phase noise at 1 MHz offset as a function of tuning voltage for 25 
°C & typical corner and 100 °C and slow corner. The phase shows ± 2 dB variation 
across the tuning range. The VCO can be tuned to operate at 22 GHz in the worst-
case corner. 
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modifying the values of device parameters (for example, VTH, gate oxide thickness (tOX)) 
such that the drain current results in its lowest value. As discussed in the previous 
section, VCO characteristics such as the output frequency, amplitude and phase noise 
depend on the bias current and the gm of the cross- coupled pairs. Due to reduced current 
drive and gm (gm decreases due to reduction in the drain current), the VCO (in general, 
RF circuits such as LNA, VCO or mixer) exhibits worst-case performance at the slow 
process corner.  
The effect of temperature on the drain current was discussed in chapter 5 with 
experiment results. The increase in temperature causes decrease in VTH, electron mobility 
(µn) and hole mobility (µp) [Reg02]. The decrease in VTH causes increase in Id while 
decrease in mobility causes decrease in Id. The net effect on Id is different at different 
gate biases (Vg). At low Vg, Id increases with temperature due to reduction in VTH and at 
high Vg, Id decreases due to reduction in the mobility. The NMOSFET tail current source 
is typically biased slightly higher than VTH of the device in order to keep it in the 
saturation mode. At this bias, the NMOSFET typically show little dependence on 
temperature since the effect of VTH and mobility compensates each other. However, the 
cross-coupled devices are biased at higher voltages and typically experience degradation 
TABLE 8.1 
SIMULATED PRE-IRRADIATION VCO PERFORMANCE AT DIFFERENT PROCESS AND TEMPERATURE CORNERS 
IN IBM 45 NM CMOS SOI TECHNOLOGY 
 
 Power (mW) 
Frequency 
(GHz) 
Amplitude 
(V) 
Phase noise 
(dBc at 1 MHz 
offset) 
VSUPPLY 
(V) 
VTUNE 
(V) 
Nominal, 25 
°C corner 5.6 22 0.42 -100 1 0.41 
Slow, 25 °C 
corner 4.4 22 0.33 -94 1 0.14 
Slow, 100 °C 
corner 4.3 22 0.28 -92 1 0.05 
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in Id and gm with increasing temperature. The reduction in gm causes reduction in output 
amplitude, frequency and phase noise with increase in operating temperature. 
As a result, the worst-case condition for the VCO (in general, any RF circuit) is 
elevated temperature and slow process corner. If RFICs are designed to satisfy its design 
specification at the worst case condition, then typically the design experiences a high 
parametric yield. A circuit thus designed, displays high tolerance to parametric variations 
due to fabrication process, operating conditions such as supply voltage and ambient 
temperature.  
Table 8.1 shows the pre-irradiation simulation results of the VCO performance across 
the PVT corners. The VCO was designed to satisfy its requirements across the selected 
PVT corners. The temperature was limited to 100 °C since the TID data (as a result, the 
compact models) was available only up to 100 °C. Simulations show that the worst-case 
condition for the VCO is 100 °C and slow process corner. 
 
TID Degradation In a 22 GHz LC –VCO 
Circuit simulations using the compact models were performed to determine the RF 
performance parameters of the VCO as a function of TID at two temperatures (25 °C & 
100 ºC) and two process corners (typical and slow). Figs. 8.3 – 8.6 show the degradation 
of these parameters with TID at VTUNE of 410 mV for three conditions (at 25 °C and 
typical process corner, at 25 °C and slow process corner and at 100 °C and slow process 
corner). 
The PVT design space for each VCO parameter is indicated in these plots. The supply 
voltage is assumed to be 1 V. The best-case corner is neglected and only the nominal (25 
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°C and typical process) and worst-case corner (100 °C and slow process) is considered. 
All these plots show that the TID induced degradation of the VCO parameters fall outside 
its PVT space when effects of TID are combined with slow corner and elevated 
temperature. For some parameters (IBIAS and phase noise) the degradation falls outside 
the PVT space even for slow process and 25 °C. If the circuit’s performance parameters 
fall outside its PVT space, it may fail to achieve its specifications depending on the 
available design margin. Typically, high-speed RF circuits have limited design margin 
since they work on strict performance guidelines. Hence, even a small amount of 
degradation in RF circuit performance can be sufficient to cause specification failures. 
At 25 °C, the degradation of output frequency, amplitude and phase noise of the VCO 
at 500 krad (SiO2) when compared to its pre-irradiation value is 250 MHz, 55 mV and 5 
dB. At 100 °C, these parameters show a degradation of 510 MHz, 95 mV and 8 dB. 
Hence, it can be observed that the VCO shows higher performance degradation at 
elevated temperature (100 °C) than at 25 °C at the same process corner. This is attributed 
to the increased TID degradation of transistors at elevated temperature [Jag13]. The 
MOSFETs showed enhanced degradation at elevated temperatures due to increased 
formation of interface traps with increasing temperature [Jag13].  Hence, it is important 
to capture the temperature dependence of TID response in the compact models to 
accurately predict the TID response of RF circuits across different operating conditions. 
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Fig. 8.3. Simulated phase noise (at 1 MHz offset from the VCO center frequency ) 
degradation at slow and typical process corner at 100 °C. 
 
 
 
Fig. 8.4. Simulated phase noise (at 1 MHz offset from the VCO center frequency ) 
degradation at slow and typical process corner at 100 °C. 
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Fig. 8.5. Simulated output amplitude degradation at slow and typical process corner at 
100 °C. 
 
 
 
 
Fig. 8.6. Simulated output frequency degradation at slow and typical process corner at 
100 °C. 
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Output Frequency As a Function Of NMOS Tail Current Bias Voltage Vs. TID 
The gm of cross-coupled active devices need to be greater than the parasitic 
conductance (losses in inductors and capacitors) for the VCO to sustain oscillation. The 
degradation in gm can cause the VCO to violate this condition. The post-radiation 
simulations at 100 ºC and slow corner showed that the VCO could not maintain 
oscillation for biases less than 500 mV at 500 krad(SiO2), causing the VCO to fail as 
shown in Fig. 8.7. The VCO requires dynamic re-biasing circuitry in order to overcome 
the degradation in Id and gm. The inability of the VCO to oscillate can have a huge impact 
on the entire RF system causing system failures. 
 
 
 
Fig. 8.7. VCO output frequency as a function of NMOSFET tail current source bias 
voltage at pre-irradiation and 500 krad(SiO2) for 100 ºC and slow corner. The VCO 
fails to oscillate for bias voltages less than 500 mV. 
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VCO Tuned to 22 GHz Post-irradiations 
Simulations suggest frequency drift in the VCO due to the combined effects of TID, 
process and temperature corners. However, the VCO is typically used in applications (for 
example a local oscillator in RF transceivers) that require a constant frequency. The VCO 
cannot be tuned to 22 GHz if the tuning range falls below 22 GHz. The VCO could be 
retuned to 22 GHz (after TID induced degradation in frequency) in the case of typical 
process corner at both the temperatures (25 °C and 100 °C). However, at 100 °C and slow 
process corner, the VCO tuning range falls outside 22 GHz for dose level of 200 
krad(SiO2) and higher, suggesting VCO failure due to the combined effects of process, 
temperature and TID as shown in Fig 8.8. 
 
 
Fig. 8.8. Simulated TID degradation of frequency tuning curves as a function of tuning 
voltage at 100 °C and slow process corner. For TID of 200 krad(SiO2) and higher the 
frequency tuning range does not contain the required 22 GHz frequency suggesting 
that the VCO can not be tuned to operate at 22 GHz post irradiations. 
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Fig 8.9 shows the phase noise at 1 MHz offset when the VCO is retuned to 22 GHz 
(if possible) to compensate for the TID-induced frequency drift. The VCO simulated in 
the typical process corner at two different temperatures (25 ° C and 100 °C) show 
increase in the phase noise with TID with a maximum of 5 dB and 8 dB from its pre-
irradiation value. This is because the VTUNE needs to be adjusted to a lower value (since 
TID causes degradation in the output frequency). From Fig 8.2 it can be seen that the 
phse noise increases with decreasing VTUNE. For 100 °C and slow process corner, there 
are only two data points (pre-irradiation and 100 krad(SiO2) since the VCO cannot be 
tuned to 22 GHz for TID of 200 krad(SiO2) and higher.  
 
 
Fig. 8.9. Simulated phase noise (at 1 MHz offset from the VCO center frequency) 
degradation at slow and typical process corner at 100 °C when the VCO is retuned to 
22 GHz post-irradiations. The phase noise increases with increase in TID for the tuned 
VCO. The VCO cannot be retuned to operate at 22 GHz for slow process and 100 °C. 
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Simulations show that the TID degradation of VCO parameters at 25 °C is contained 
within their PVT space. This is attributed to relatively small degradation in Id and gm of 
the individual transistors forming the circuit. However, when TID is compounded with 
process corners and elevated temperatures, the degradation in Id and gm causes 
performance parameters to fall out of the PVT space, thereby causing circuit failures as 
seen in the case of VCO. 
 
Impact of VCO Phase Noise Degradation at The Component/System Level 
To study the impact of TID induced degradation in the phase noise, two separate case 
studies are performed – (1) Effect of increase in phase noise of the VCO on the 
performance of a PLL 2) Effect of increase in phase noise of the VCO on the RF receiver 
performance. 
Impact of VCO Degradation – A Case Study Using a Phase-Locked Loop (PLL) 
A PLL is a closed-loop frequency control system that commonly includes a VCO, 
phase frequency detector (PFD), charge pump (CP) and a loop filter (LPF) to generate 
 
 
Fig. 8.10. Simplified block diagram of a phase-locked loop. 
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stable output oscillations. Fig. 8.10 shows a simplified block diagram of a PLL. The PFD 
senses the difference in phase and frequency between the reference and feedback clock 
and produces an error signal. The CP uses this error signal to source (sink) current to 
(from) the LPF if the feedback signal is lagging (leading) the reference signal. The LPF 
converts the current into a control voltage that is applied to tune the VCO such that it is 
locked to the frequency and phase of the reference signal.  
The sub-circuits can generate phase noise that affects the performance of the PLL. 
The PLL acts as a low-pass filter for phase noise originating in reference clock, PFD, CP 
and LPF and as high-pass filter for phase noise from VCO [Nal98]. For frequency offsets 
less than loop bandwidth (fLOOP), the phase noise of the reference signal dominates the 
closed-loop phase noise. For frequency offsets greater than fLOOP, the free running phase 
noise of the VCO dominates the closed-loop phase noise. Typically, crystal oscillators are 
used as reference generators since they have excellent phase noise performance. For 
frequencies less than fLOOP, the VCO phase noise is attenuated by the loop filter. 
However, the VCO phase noise cannot be corrected outside the loop bandwidth. As a 
result, it is critical that the VCO phase noise at 100 kHz to 10 MHz offset be less than the 
system phase noise specification. Typically fLOOP is optimized to tradeoff the PLL lock 
time and phase noise performance. 
Fig. 8.11 shows notional phase noise versus offset frequency curves for (1) a free-
running VCO and (2) a VCO used in a PLL. Here, it is assumed that the VCO phase 
noise is the most dominant contributor to closed-loop phase noise (i.e., phase noise due to 
other components are less than that from VCO) and fLOOP of the PLL is chosen to be 1 
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MHz. The phase noise at 1 MHz offset for the free running VCO shapes the PLL phase 
noise curve. As a result the PLL phase noise is dependent on TID. 
Jitter is the representation of phase noise in time domain and is typically quantified as 
a root-mean-squared (RMS) value. The RMS jitter is calculated by integrating the PLL 
phase noise. Fig. 18 shows the calculated RMS jitter of the PLL as a function of TID. It is 
assumed that the VCO is still the most dominant contributor to the PLL phase noise after 
TID irradiation. The post-radiation RMS jitter of the PLL increases with increasing TID 
due to degradation of VCO phase noise. For the VCO at 500 krad(SiO2), 100 °C and 
typical process corner, the jitter shows 2.3X increase from its pre-irradiation value of 143 
fs. The VCO phase noise showed an increase of 8 dB with TID for the same range. 
Fig. 8.13 shows the PLL lock voltage as a function of TID at different temperatures 
and process corners. At the typical corner, the PLL can be locked at 22 GHz for the TID 
(up to 500 krad(SiO2) and temperature (25 °C – 100 °C) range considered. The PLL 
locking is achieved by decreasing the lock voltage. However, at 100 °C and slow corner, 
the PLL would lose lock and would be unable to operate at 22 GHz for TID of 100 krad 
(SiO2) and higher. This occurs because the frequency tuning range of VCO falls outside 
the required frequency of 22 GHz. The inability of a PLL to lock at the required 
frequency can potentially lead to the failure of the entire RF system. 
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Fig. 8.11. Notional phase noise vs. offset frequency for a free-running VCO and a 
VCO in a closed-loop PLL. 
 
  
        
 
Fig. 8.12. Calculated PLL RMS jitter as a function of TID at typical and slow corners. 
The PLL jitter increases with increasing TID due to degradation of VCO phase noise 
with TID. 
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Impact of VCO Degradation – A Case Study on Reciprocal Mixing 
Reciprocal mixing is one of the critical radio receiver performance parameter 
(especially for super-heterodyne receivers). It refers to how the phase noise of the LO 
affects the sensitivity of a RF system. It deals with the interaction of LO with the mixer. 
Reciprocal mixing occurs in a receiver when the noise sidebands of the LO mix with 
strong interferer signals that are close in frequency to the wanted signal. The mixing 
action produces unwanted noise products at the IF that degrades the receiver sensitivity. 
This effect is illustrated in Fig. 8.14. In a super-heterodyne receiver, the RF signal passes 
from the front-end stages of a receiver to the mixer, where it is mixed with the LO signal 
to produce an IF. The IF signal is then filtered using the IF filters (filters out the out-of-
band signals). A strong in-band interferer signal can be mixed with the side bands 
(caused by phase noise) of the LO to produce a signal that falls inside the receiver pass-
           
   
Fig. 8.13. Simulated phase noise (at 1 MHz offset from the VCO center frequency) 
degradation at slow and typical process corner at 100 °C when the VCO is retuned to 22 
GHz post-irradiations. The phase noise increases with increase in TID for the tuned 
VCO. 
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band as shown. This could be sufficiently strong to mask out the weak carrier signal 
within the receiver passband decreasing the sensitivity of the receiver. 
The increase in the receiver noise floor due to the phase noise of LO can be computed 
as follows. The receiver noise floor (Pn) in 1-Hz bandwidth is sum of receiver’s noise 
figure (NF) and the thermal noise floor (TNF). 𝑇𝑁𝐹 = 𝐾𝑇𝐵                                                  (8.1) 
where K is the Boltzmann constant, T is the temperature and B is the bandwidth of 
measurement. At 1 Hz bandwidth and 300 K, the thermal noise floor is -174 dBm/Hz.  𝑃! = 𝑁𝐹 − 174                                                  (8.2) 
The noise generated in the receiver from a nearby carrier is the sum of the carrier 
power (Pc in dBm) and the single side band phase noise of the LO at an offset frequency 
equal to IF of the receiver.  
 
 
Fig. 8.14. The phase noise of the LO resulting in decreased sensitivity of receiver in the 
presence of a strong in-band interferer [Gre81] 
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𝑃! = 𝑃! +   𝜁(𝐼𝐹)                                                  (8.3) 
Po is referred to the apparent noise floor is the sum of receiver noise floor and the 
noise generated in the receiver.  Since the phase noise of the LO decreases with offset 
frequency, the receiver’s apparent noise floor decreases as the receiver is tuned away 
from the carrier until the minimum achievable noise floor is reached (thermal noise 
floor). This added noise floor could also be expressed as an equivalent noise figure (NFeq) 
of the receiver to account for difference between apparent noise floor and actual noise 
floor. 𝑁𝐹!" = 𝑃! +   174                                                  (8.4) 
The increase in receiver’s noise figure is due to degradation in LO phase noise and it is 
equal to the difference between NFeq and NF. 
From (8.3) it is clear that overall noise floor of the receiver is directly related to the 
phase noise of the LO. Hence a degradation of 9 dB in phase noise leads to an increase of 
9 dB in the overall noise floor. This also amounts to the increase in noise figure of the 
receiver. 
Hence, it is clear that the phase noise of the VCO is one of the most critical parameter 
influencing the performance of the entire RF system.  Any increase in phase noise 
directly impacts the noise floor of the RF receiver thereby decreasing its sensitivity. 
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Simulation of TID Effects On a 20 GHz Cascoded LNA in IBM 45 nm CMOS SOI 
Technology Using Compact models 
A 20 GHz wideband cascoded LNA using power constrained noise optimization 
technique introduced in chapter 3 was designed in IBM 45 nm CMOS SOI technology 
using TID-aware compact models. Fig. 8.15 shows the schematic of the LNA. A two-
stage cascoded amplifier configuration is used. Table 8.2 shows the performance 
Table 8.2 Performance Metrics of K-band LNA 
 
Frequency 
 
S21 
dB 
Max NF 
dB 
S11 
dB 
S22 
dB 
Max Power 
mW 
Min IIP3 
dBm 
20 GHz 10 6 -7 -8 20 -15 
 
 
 
Fig. 8.15. Generalized cascoded LNA for better reverse isolation [Sha97] 
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specifications of the LNA based on published results on CMOS K-band LNAs [Yu04], 
[Shi05], [Say08], [Isa08], [Dup05], [Tsu11]. 
Typically, in RF receivers, the input of the LNA is connected to the antenna (with 
impedance of 50 Ω) and hence needs to be impedance matched. The source degeneration 
inductor (LS) is used for input side matching. Typically, the output of the standalone 
LNA is connected to a 50 Ω pad to test the LNA. However, in a RF receiver, the output 
of the LNA is connected to a mixer. The capacitance at the input of the mixer acts as the 
load to the LNA. The input stage of the mixer is assumed to be same size as the common-
source stage of the LNA. If they are not equally sized, then the matching network can 
easily be tweaked to account for the change in capacitive load. The design methodology 
followed in this work is given below. 
1) Power constrained noise optimized transistor width: the optimum transistor 
width to satisfy the power constraint as well as displaying minimum noise is 
obtained from [Lee04]                                                                                               Wopt  P ≈ 13ωLCOXRS                                                                                 (8.5) 
where ω is the operating frequency, L is the length of the transistor, Cox is 
gate-oxide capacitance and RS is source resistance = 50 Ω. 
2) IBIAS: choose IBIAS such that the power requirement is satisfied.                                              𝐼!"#$ = 𝑃!"#𝑉!!                                                 (8.6) 
3) Determine LS: calculate LS such that the LNA input is matched to 50 Ω 
source. 
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                                                                      𝐿! = 𝑅!𝜔!                                                 (8.7) 
where ωT is the cut-off frequency and can be determined by from Wopt P and 
IBIAS. 
4) Determine LG: Calculate LG such that it resonates with CGS at ω.                                                                       ω = 1𝐿! +   𝐿! 𝐶!"                                                 (8.8) 
5) Determine LD: Calculate/choose LD such that it resonates with COUT at ω. 
COUT is sum of CDB, CGD of cascoded transistor and the load capacitance, CL. 
Also, the 3 dB bandwidth of the design is set by the Q of LD. 
Multiple iterations were performed such that performance requirements were satisfied 
for temperature range of -45 °C – 100 °C and in all process corners. Only schematic 
design is considered in this work and hence does not account for layout related parasitics.  
Simulation Of Pre-irradiation Performance Of 20 GHz LNA 
Circuit simulations using the compact models were performed to measure the S-
parameters (S11, S21, S12, S22), NF and stability factor of the LNA. Figs 8.16 and 8.17 
show the S-parameters for pre-irradiation at 25 °C and typical corner. The LNA achieves 
a forward gain (S21) of 12.2 dB at the center frequency of 20 GHz with the 3 dB 
bandwidth of 3.6 GHz.  The input and output reflection coefficients are less than -10 dB 
and a reverse isolation of -26 dB at 20 GHz. 
Figs. 8.18 and 8.19 shows the NF and the stability factor (Kf) as function of 
frequency. The VCO shows a NF of 2.5 dB at 20 GHz. The necessary condition for the 
LNA to be unconditionally stable is given by Kf ≥ 1 (from equation (3.10)). Simulations 
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shows that Kf  to be greater than 1 across the entire frequency range. The simulated value 
for IIP3 was -9 dB at 25 °C and typical corner. 
Simulation Of TID Response Of 20 GHz LNA 
The combined effects of TID, temperature and process corners on the 20 GHz LNA 
were simulated using TID-aware compact models. Table 8.3 shows the LNA parameters 
at these corners. The LNA shows degradation in S21, NF and IIP3 with TID at both the 
temperatures. The S21 is directly related to the gm of the transistors. As gm degrades with 
TID, it causes S21 to also degrade with TID. The NF of the LNA is inversely 
proportional to the cut-off frequency, ωT. As discussed in chapter 5, TID causes 
degradation in ωT (mainly due to degradation in gm). A decrease in ωT causes increase in 
NF. Linearity (IIP3) of a transistor is affected by the IBIAS and voltage across the 
transistor terminals (VGS, VDS etc). The degradation in the drain current due to TID 
causes reduction in IIP3 with TID. The LNA performance parameters show higher 
degradation at elevated temperature.  
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Fig. 8.16. Simulated S21 and S12 of LNA at 25 °C and typical process corner. 
 
  
         
 
Fig. 8.17. Simulated S22 and S11 of LNA at 25 °C and typical process corner.   
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Fig. 8.18. Simulated NF of LNA at 25 °C and typical process corner. 
 
  
 
 
Fig. 8.19. Simulated stability factor (Kf) of LNA at 25 °C and typical process corner. 
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Similar to the VCO, the worst-case pre-irradiation corner for the LNA is 100 °C and 
slow process corner. As a result, this is the edge of PVT design space of the LNA. TID at 
25 °C and slow corner causes the parameters to fall outside its PVT space. The combined 
effects of TID with pre-irradiation worst-case corner results in even higher degradation. 
The maximum degradation at 500 krad(SiO2), 100 °C and slow process corner in NF, S21 
and IIP3 were 0.6 dB, 1.7 dB and 2.9 dBm. 
Impact LNA Degradation On The RF system 
The effect of LNA performance at the RF system level can be analyzed by using 
Frii’s cascade formula to calculate the overall noise factor of the system                                        Ftotal  =  F1+   F2  –  1G1 +   F3  –  1G1G2 +   F4  –  1G1G2G3+  …                                          (3.1) 
Here Fi’s refers to the noise factor (magnitude of noise) of sub-circuits and Gj’s refers to 
the gain (in magnitude) of sub-circuits. Typically, the LNA is the first block of RF 
TABLE 8.3 Performance Metrics of K-band LNA at different process, temperature and TID  
 
Corner 
 
NF 
dB 
S21 
dB 
S11 
dB 
S22 
dB 
Power 
mW 
IIP3 
dBm 
Typical, 25 °C, pre-rad 2.5 12.2 -14 -12 18 -9 
Slow, 25 °C, pre-rad 2.4 11.8 -13 -11.2 14.6 -11 
Slow, 25 °C,  
500 krad(SiO2) 
2.6 10.6 -11.4 -11.2 12.8 -12.6 
Slow, 100 °C, pre-rad 2.9 10.8 -11.6 -12.6 15.5 -11.4 
Slow, 100 °C,  
500 krad(SiO2) 
3.5 9.1 -10.3 -11.5 12.6 -14.3 
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receivers. In a superheterodyne receiver, the second stage is a down-conversion mixer. 
The noise factor of a K-band mixer in this analysis is assumed to be 10 [Ver05]. Also, the 
overall noise factor is assumed to be contributed by the first two stages (fair assumption 
considering that the product of the gain terms are in the denominator). Table 8.4 shows 
calculated noise factor of the overall RF receiver system. The overall noise factor of the 
RF system increases by 19 % from its pre-irradiation value due to TID-induced 
degradation in S21 and NF of the LNA. 
 
 
Conclusion 
Simulations show the degradation of VCO parameters at 25 °C is relatively small 
since the Id and gm degradation of the individual transistors forming the circuit is 
Table 8.4 Calculated Overall noise factor of RF receiver Due to Degradation in 
 S21 and NF of LNA 
 
Corner 
 
NF 
dB F 
S21 
dB G Ftotal 
Typical, 25 °C, pre-rad 2.5 1.77 12.2 4 3.98 
Slow, 25 °C, pre-rad 2.4 1.73 11.8 3.9 4.05 
Slow, 25 °C, 
500 krad(SiO2) 
2.6 1.8 10.6 3.4 4.45 
Slow, 100 °C, pre-rad 2.9 1.94 10.8 3.46 4.54 
Slow, 100 °C, 
500 krad(SiO2) 
3.5 2.24 9.1 2.85 5.4 
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contained in their PVT space. When TID is compounded with process corners and 
elevated temperatures, however, degradation in Id and gm causes performance parameters 
to fall out of the PVT space, thereby causing circuit failures. The RF system-level impact 
of VCO phase noise degradation is evaluated and shows an increase in noise floor of the 
entire system. The degradation in LNA metrics causes an increase in the overall noise 
figure of the RF system. This shows that the combined effect of TID with process corners 
and temperature is not only a major concern for the circuit but for the entire RF system. 
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CHAPTER 1X 
RADIATION HARDENED BY DESIGN ALTERNATIVES FOR HIGH-FREQUENCY 
RF CIRCUITS 
 
Introduction 
The radiation experiments and circuit-level simulations presented thus far have 
demonstrated the sensitivity of high-speed RF circuits implemented using floating-body 
transistors to combined effects of process, temperature and TID. This chapter presents 
RHBD solutions to mitigate the TID sensitivity of RF circuits. Again, a VCO and/or a 
LNA are used as example circuits to illustrate these techniques. TID-aware compact 
models developed in IBM 45 nm CMOS SOI technology are used to determine the 
effectiveness of the hardened designs. Additionally, the trade-offs between the RF 
performance and TID sensitivity of the RHBD circuits are also discussed. 
 
Hardening Technique 1: Increasing Tuning Range Of The VCO 
Both experiments and simulations suggest that the combined effects of TID with 
process and temperature corners can result in specification failures of high-speed VCOs. 
The primary cause of specification failures was the frequency drift and the VCO’s 
inability to be retuned to operate at its required center frequency. The strategy proposed 
in this section is to accept the TID-induced degradation as is but to increase the tuning 
range of the VCO such that it can be recovered back to operate at its required center 
frequency.  
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The un-hardened VCO design (in chapters VII and VIII) contained both varactors and 
fixed capacitors to implement the tank capacitance. The proposed design (all-varactor 
VCO) eliminates the fixed capacitors and the entire tank capacitance is implemented 
using varactors. Increasing the size of varactors modifies the Q of the tank thereby 
influencing the VCO’s output frequency, amplitude and phase noise. Hence, the current 
through the tank is adjusted (by changing the bias of the current source) in order to 
compensate for this change in the VCO performance. Due to the difference in applied 
bias, the TID response can be different even though both the designs have identical 
transistors. The all-varactor VCO was designed to operate at 22 GHz across different 
process corners (fast, typical, slow) and temperature (25 °C - 100 °C) range. 
 
 
 
Fig. 9.1. Simulated frequency tuning range for 25 °C & typical corner and 100 °C and 
slow corner for the all-varactor VCO. The VCO can be tuned (VTUNE = 0.35 V) to 
operate at 22 GHz in the worst-case corner. 
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Pre-Irradiation Performance Of All-Varactor VCO 
Fig 9.1 shows the pre-irradiation tuning curves for nominal (25 °C and typical 
process) and worst-case corner (100 °C and slow process). The tuning range of the 22 
GHz all-varactor VCO is increased to 1.03 GHz (4.7%) when compared to 680 MHz 
(3.1%) for the unhardened VCO. The VCO can be tuned with a (VTUNE) bias of 0.71 V 
and 0.35 V to operate at 22 GHz for nominal corner and worst-case corner respectively.  
Fig. 9.2 shows the phase noise at 1 MHz offset from VCO center frequency of all-
varactor VCO as a function of tuning voltage for nominal and worst-case corners. The 
phase noise at 100 °C and slow process corner is higher than that at 25 °C and typical 
 
 
Fig. 9.2. Simulated phase noise at 1 MHz offset as a function of tuning voltage for 25 
°C & typical corner and 100 °C and slow corner for all-varactor VCO. The phase 
shows ± 1.8 dB variation across the tuning range. The VCO can be tuned to operate at 
22 GHz in the worst-case corner. 
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corner due to reduced IBIAS (flowing in the LC-tank) and gm (of cross-coupled pairs). The 
VCO shows a ± 1.8 dB variation in the phase noise across the tuning range. The VCO 
tuned to operate at 22 GHz achieves a phase noise of -97 dBc/Hz and -91 dBc/Hz at the 
nominal and worst-case corners. 
 
TID Response Of All-Varactor VCO 
Fig. 9.3 shows the frequency tuning curves for all-varactor VCO at 100 °C and slow 
process corner as a function of TID. TID causes degradation in frequency across the 
entire tuning range and the degradation increases with increasing TID. The tuning curves 
intersect 20.4 GHz frequency for the TID range tested (up to 500 krad(SiO2)). This 
 
 
Fig. 9.3. Simulated TID degradation of frequency tuning curves as a function of tuning 
voltage at 100 °C and slow process corner for all-varactor VCO. The tuning curves 
contain 22 GHz frequency suggesting that the VCO can be tuned to operate at 22 GHz 
post irradiations. 
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suggests that even though the VCO shows frequency drift due to combined effects of 
process, temperature and TID it can still be retuned to operate at 22 GHz. As a result, the 
VCO can satisfy its frequency requirement, thus effectively mitigating the TID-induced 
failures for the process, temperature and TID range considered.  
 
Comparison Of All-Varactor VCO And Unhardened VCO 
P-N junction varactors and MOSFET varactors are the two most commonly used 
variable capacitor elements in CMOS RFICs. The disadvantage in using p-n junction 
varactor is that they can become forward biased by large amplitude voltage swings. 
Hence, an array of MOSFET varactors has been used to implement the tank capacitance 
in this work. The MOSEFT varactors show a non-linear capacitance-voltage relationship. 
As a result, the VCO output frequency is sensitive to oscillation amplitude with the 
amplitude noise possibly converted into phase noise. Any modulation on the amplitude 
leads to phase shift of the output signal and is referred as amplitude-to-phase (AM/PM) 
modulation [Lev02].   
Amplitude modulation (AM) is unavoidable in sub-micron CMOS RFICs and occurs 
due to noise coupled from the substrate and/or power supply to the LC-tank. The low-
frequency noise from these sources are up-converted by switching action of the 
NMOSFET and/or PMOSFET pairs that acts like a mixer and produces AM at the output. 
The AM at the varactor input terminals causes capacitance to vary, in-turn altering the 
VCO output frequency. Hence, it is not desirable to have a large amount of varactors (i.e. 
it is not desirable to have large frequency gain, KVCO) in the LC-tank thereby limiting the 
tuning range of a VCO. 
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Hence, it is clear that increasing the size of varactors result in degradation in phase 
noise of the VCO. Fig. 9.4 compares the pre-irradiation phase noise as a function of 
tuning voltage for the unhardened VCO and all-varactor VCO at 25 °C and typical 
process corner. The phase noise of the all-varactor VCO is clearly higher (maximum 
increase of 4.1 dB) than that of the unhardened VCO. Thus, the improved TID 
performance of the all-varactor VCO comes with the penalty of increased phase noise. 
One possible solution to obtain higher tuning range without adding additional varactors is 
to add a bank of digitally switchable capacitors in parallel to the varactors. 
 
 
 
Fig. 9.4. Comparison of phase noise across the tuning range between all-varactor VCO 
and unhardened VCO. The all-varactor VCO shows higher phase noise than 
unhardened VCO due to AM-PM conversion of low frequency noise from 
substrate/supply noise into the VCO phase noise. 
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Hardening Technique 2: Replacing NMOS Tail Current Source With PMOS Current 
Source 
The LC-VCO has numerous noise sources contributing to the overall phase noise, out 
of which the bias current noise (from the tail current source) is the most dominant 
[Haj98], [Heg01], [Zan01]. As discussed in the previous section, the AM-PM modulation 
in the complementary VCO causes the flicker noise (1/f noise) associated with the bias 
current (noise originating in the current source) to be upconverted into 1/f3 phase noise.  
Typically, the bias current noise is mitigated by using LC-filters [And02], [Heg01] 
and eliminating the current source altogether (resulting in NMOS-only or PMOS-only 
VCO) [Lev02]. However, as discussed in chapter 3, the NMOS-only and PMOS-only 
topologies (without current source) are sensitive to disturbances in VDD and VSS 
respectively. Also, the designs are highly dependent on the variation in the current 
flowing in the tank due to process and temperature [Jer05].   
Another solution to lower close-in phase noise of a VCO is to lower l/f noise of the 
tail transistor. The 1/f noise of PMOS is lower than that in NMOS since NMOSFETs are 
surface channel devices (generates more noise due to the interaction of charge carriers 
with the Si-SiO2 interface) while PMOSFETs are buried channel devices (charge carriers 
interact only with lattice). A simplified form of flicker noise is MOSFETs is given by 
(9.1) [Lun02] 
𝑣! !! =    𝐾!𝑓𝐶!"!𝑊𝐿   ∆𝑓                                    (9.1) 
where KF is the flicker noise coefficient, W and L are the width and length of the 
MOSFET. The value of KF for NMOS is 5×10-9 fC2/µm2 and for PMOS is 2×10-10 
fC2/µm2.  
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As a result, a PMOS current source biasing the VCO can result in lower phase noise 
than a NMOS current source. Radiation experiments suggest that the PMOSFETs show 
better TID response than NMOSFETs in 45 nm CMOS SOI technology. As a result, both 
the radiation response and the phase noise performance can be improved by using a 
PMOS current source.  
Fig. 9.5 shows the schematic of the VCO using PMOS top current source (PMOS CS 
VCO). PMOS CS VCO is designed to operate at 22 GHz, with identical components as 
unhardened VCO, except for the current source. In order to supply the same bias current 
as the unhardened VCO, the PMOS current source needs to be sized bigger (increasing 
                    
 
Fig. 9.5. Schematic of a complementary LC-VCO with PMOS current source to 
decrease the sensitivity to TID. The PMOS current source has lower flicker noise when 
compared to NMOS current source. 
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the width) than the NMOS current source. This results in increased (layout) area penalty 
of the PMOS CS VCO when compared to the unhardened VCO. However, increasing the 
width of the PMOSFET increases the device area thereby decreasing the flicker noise 
voltage from (9.1). As a result, the PMOS CS VCO displays improved phase noise 
performance when compared to the unhardened VCO. 
 
Pre-irradiation Performance of PMOS current source VCO 
The compact models of PMOSFB_D (is used for current source and cross-coupled 
transistors) and NMOSFB_B (is used for NMOS cross-coupled transistors) were used to 
simulate the pre-irradiation and post-irradiation performance of PMOS CS VCO. Fig. 9.6 
compares the pre-irradiation phase noise of the PMOS CS VCO with that of unhardened 
 
 
Fig. 9.6. Simulated phase noise of PMOS current source VCO shows better phase 
noise performance than NMOS current source VCO. The reduced phase noise is 
attributed to the flicker noise of PMOS being less than that of NMOS. 
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VCO for the worst-case corner (100 °C and slow process). The PMOS CS VCO shows at 
least 4.3 dB improvement in phase noise over the whole tuning range. For the VCO tuned 
at 20.4 GHz it shows a phase noise of -96.7 dBc/Hz at 1 MHz offset compared to -92 
dBc/Hz for the unhardened VCO. The improvement in phase noise is due to the 1/f noise 
of PMOSFET being lower than that of NMOSFET.  
The frequency tuning range of the PMOS CS VCO was similar to that of unhardened 
VCO. The gain of the VCO was 660 MHz/V at compared to 680 MHz/V for unhardened 
design at 100 °C and slow process corner. 
 
 
 
Fig. 9.7. Simulated frequency tuning curves for PMOS CS VCO at 100 °C and slow 
process corner for pre-irradiation and 500 krad(SiO2). The PMOS CS VCO show 
negligible degradation (< 80 MHz) with TID. The required frequency of 22 GHz falls 
within the frequency tuning range even when combined effects of process, temperature 
and TID up to 500 krad(SiO2) are considered. 
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TID Performance of PMOS current source VCO 
Fig. 9.7 shows the simulated pre-irradiation and 500 krad(SiO2) frequency tuning 
curves of the PMOS CS VCO at 100 °C and slow process corner. The VCO shows a 
slight degradation (maximum of 80 MHz) in frequency with TID. However, the required 
frequency of 22 GHz is still within the frequency range even at 500 krad(SiO2). This 
suggests that the VCO can be retuned to 22 GHz post-irradiation up to TID range 
considered (500 krad(SiO2). 
Based on simulation and theory, a VCO with PMOS current source improves both the 
TID sensitivity as well as the phase noise characteristics when compared to NMOS 
current source. The VCO does not show any specification failure (can be retuned to 
operate at 22 GHz) even when combined effects of process, temperature and TID are 
considered. The VCO shows improved hardness to TID because the PMOSFETs are less 
sensitive to TID than NMOSFETs. The phase noise improvement is because the 
PMOSFETs generate less 1/f noise when compared to NMOSFETs. Both the output 
amplitude and frequency tuning range are comparable to the unhardened design. The only 
penalty with PMOS CS VCO is the increase in area in order to match the IBIAS with the 
unhardened design. However, the increase in area of active devices are insignificant since 
the sizes of the on-chip inductors and capacitors dominate the overall size of the VCO 
design. 
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Hardening Method 3: Using Body-Contacted Transistors 
Typically, floating-body transistors are preferred over body-tied transistors since they 
achieve better RF performance [Lee05]. The experiment results in 45 nm CMOS SOI 
technology corroborate this with the floating-body transistor achieving a fT of 301 GHz 
compared to 156 GHz for equally sized body-tied device. However, radiation 
experiments on these transistors show that the degradation in body-tied devices is 
significantly less than floating-body devices. This result was also previously noticed in 
[Mad09], [Aro11]. Hence, there exist a design trade-off between the radiation hardness 
and RF performance of body-tied transistors.   
 
22 GHz LC-VCO Using Body-Tied NMOSFETs 
The floating-body NMOS transistors in the unhardened VCO were replaced by body-
tied NMOS transistors. The floating-body PMOS cross-coupled pair was retained since 
the PMOSFET shows very little degradation with TID in 45 nm CMOS SOI technology. 
The fixed capacitor used as part of CTANK, is reduced to account for the increase in 
capacitance of body-tied devices. The compact models of NMOSBT_C and PMOSFB_D 
are used to simulate the pre-irradiation and post-irradiation performance of the hardened 
VCO (called the BT VCO). 
 
Pre-irradiation Performance Of BT VCO 
The BT VCO was designed to operate at 22 GHz center frequency. The frequency 
tuning range of the VCO was similar to that of the unhardened VCO, with KBT VCO of 690 
MHz/V. Fig. 9.7 compares the phase noise at 1 MHz offset from center frequency as a 
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function of VTUNE for BT VCO and hardened VCO. The BT VCO shows worse phase 
noise performance  (6 dB higher) than the unhardened VCO. Body-tied transistors 
generate higher thermal noise than floating-body transistors since they have additional 
body resistance from the contact to the body [Jin01].  
Now, let us consider the minimum achievable noise figure (NFmin) of body-tied and 
floating-body devices. The expression of NFmin is given in (3.12) where it is inversely 
proportional to the fT of a transistor. The experiment results on 45 nm CMOS SOI 
transistors show the fT of body-tied transistor (fT = 156 GHz) is much less than floating-
body devices (fT = 301 GHz) due to additional overlap parasitic capacitance between 
gate-source and gate-drain (chapter V). As a result, the NFmin of body-tied transistors is 
higher than floating-body transistors. Simulations confirm this as shown in Fig 9.9. 
 
Radiation Performance of BT VCO 
The body-tied transistors show very little degradation with TID than floating-body 
devices. Hence, the bias current flowing in the tank and gm of cross-coupled pairs have 
negligible degradation with TID. As a result, the BT VCO is hardened to ionizing 
radiation. Fig. 9.10 shows the simulated pre-irradiation and 500 krad(SiO2) frequency 
tuning curves of the BT VCO at 100 °C and slow process corner. The maximum 
degradation in frequency is 40 MHz between 500 krad(SiO2) and pre-irradiation. Also, 
simulations show that the VCO can be retuned to operate at 22 GHz. 
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Fig. 9.8. Comparison of phase noise characteristics of BT VCO with unhardened VCO 
shows higher phase noise for BT VCO. 
  
           
Fig. 9.9. Simulated NFmin of body-tied and floating-body transistors with width = 24 
µm, number of fingers = 24, length = 56 nm.  
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Simulations show that a LC-VCO designed with body-tied NMOSFETs is less 
sensitive to ionizing radiation than floating-body NMOSFETs. Even though the VCO 
output frequency degrades slightly with combined effects of process, temperature and 
TID, it is insufficient to cause any specification failures. However, the increased hardness 
comes at the cost of increased phase noise penalty. The phase noise of VCO using body-
tied NMOSFETs shows at least 6 dB increase across the tuning range when compared to 
VCO with floating-body NMOSFETs. 
 
 
 
 
Fig. 9.10. Simulated frequency tuning curves for BT VCO at 100 °C and slow process 
corner for pre-irradiation and 500 krad(SiO2). The BT VCO show negligible 
degradation (< 40 MHz) with TID. The required frequency of 22 GHz falls within the 
frequency tuning range even when combined effects of process, temperature and TID 
up to 500 krad(SiO2) are considered. 
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20 GHz LNA using body-tied NMOSFETs 
The floating-body transistors (common-source and cascoded NMOSFET) in the LNA 
from chapter 8 (unhardened LNA) were replaced with body-tied transistors. Since the 
body-tied transistors have additional parasitic capacitance, the design iterations were 
performed to achieve the performance specifications given in table 8.2. The pre-
irradiation and TID response of the hardened LNA (BT LNA) were simulated. 
Table 9.1 compares the pre-irradiation and post-irradiation RF performance 
parameters of BT LNA with unhardened LNA. The pre-irradiation S-parameters and IIP3 
of both the designs are almost equal (≤ 0.6 dB difference). The NF of BT design is 1.1 dB 
TABLE 8.1 Comparison of Performance Metrics of BT LNA and Unhardened LNA 
 
 NF dB 
S21 
dB 
S11 
dB 
S22 
dB 
Power 
mW 
IIP3 
dBm 
Unhardened LNA,  
100 °C, slow 2.9 10.8 -11.6 -12.6 15.5 -11.4 
BT LNA,  
100 °C, slow 3.8 10.2 -11.2 -12 14.8 -12 
Unhardened LNA,  
100 °C, slow, 500 
krad(SiO2) 
3.5 9.1 -10.3 -11.5 12.6 -14.3 
BT LNA,  
100 °C, slow 500 
krad(SiO2) 
3.9 10.1 -11.0 -11.8 14.5 -12 
Δ (TID – pre-rad) 
Unhardened LNA 0.6 1.7 1.3 1.1 -2.9 -2.9 
Δ (TID – pre-rad) 
BT LNA 0.1 0.1 0.2 0.2 -0.3 0 
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higher than the unhardened LNA. This is because the body-tied device generates more 
flicker noise than a floating-body device with identical device parameters.  
BT LNA shows insignificant degradation (≤ 0.2 dB difference between post-
irradiation and pre-irradiation) in performance with TID. An important observation is, 
while the unhardened LNA shows better noise and linearity than BT LNA, the TID-
induced degradation of these parameters make it worse than BT LNA.  
 
Conclusion 
Floating-body transistors are generally preferred in the design of high-speed RF 
circuits due its superior RF performance. However, radiation experiments and 
simulations show the sensitivity of the floating-body NMOS transistors to the combined 
effects of process, temperature and TID. As a result, the RF circuits designed using 
floating-body NMOSFETs show degradation in its performance leading to failures. This 
chapter presents three different RHBD alternatives to mitigate the TID sensitivity at the 
circuit-level. Increasing the tuning range of VCO results in elimination of circuit failures 
due to frequency drift caused by TID. But, it comes with an increased phase noise 
penalty. Replacing the NMOS tail current source by a PMOS current source in the VCO 
improves its radiation performance as well as the phase noise with a downside of slight 
increase in the overall area. Replacing floating-body transistors with body-contacted 
counterparts results in enhanced radiation hardness in both VCO and LNA. However, it 
comes with an additional noise penalty.  
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CHAPTER X 
CONCLUSION 
 
Nano-scale CMOS device characteristics are highly sensitive to variations in process, 
supply voltage and operating temperature. This makes the design of RF circuits using 
nano-scale CMOS devices increasingly challenging to satisfy the performance 
specifications across all PVT corners. Another parameter that needs to be considered in 
the design space for RF circuits used in aerospace and military applications is TID 
irradiation. CMOS RFICs used in these applications are constantly exposed to ionizing 
radiation that can alter the circuit behavior. Even a relatively small amount of TID-
induced degradation that may not be significant for typical digital CMOS applications 
can be quite important for analog RF applications, especially when compounded by PVT 
variations. Typically, high-speed RF circuits work under strict performance guidelines 
and are designed to operate across the PVT corners. A circuit can fail if the degradation 
due to TID causes its response to fall outside the acceptable PVT space.  
Characterization and analysis of ionizing dose on RF systems present unique 
challenges especially when combined with process and temperature variations. Mitigation 
of radiation sensitivities requires in-depth understanding of TID response right from the 
transistor-level up to the system-level. The elevated cost of radiation experiments warrant 
an alternative approach based on modeling and simulation.  
This dissertation addresses these fundamental concerns for high-speed RF circuits by: 
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1) Characterizing and modeling the combined effects of TID and temperature at 
the transistor-level by capturing the TID-induced degradation in DC and RF 
parameters. 
2) Utilizing circuit simulation and experimental testing to characterize the 
combined effects of process, temperature and TID on high-speed RF circuits, 
namely a K-band VCO and LNA. 
3) Providing various radiation hardening alternatives for the RF circuits to 
mitigate their TID sensitivity. 
4) Analyzing the design trade-offs between the RF performance and TID 
sensitivity of the proposed RHBD circuits. 
The most important contributions provided by this dissertation are: 
1) The synergistic effects of process, temperature and TID on transistor 
behaviors have been evaluated and the significance of TID-induced 
parametric degradation with respect to its PVT space have been analyzed. 
2) For the first time, the combined effects of process, temperature and TID at the 
transistor-level as well at the circuit-level have been investigated to determine 
the radiation sensitivity of high-speed RF circuits and its impact on the 
performance of RF systems. 
3) Generic as well as targeted RHBD techniques for example RF circuits such as 
the VCO and LNA are provided. 
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